RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 07:22:55 +01:00
Code Issues Projects Releases Wiki Activity
22,104 Commits 4 Branches 5 Tags 704 MiB
0940295a7a
Commit Graph

362 Commits

Author SHA1 Message Date
Chris Lattner
b64d2919c7 Add a new InvalidateStructLayoutInfo method and some comments. 
llvm-svn: 25303
 2006-01-14 00:06:42 +00:00
Chris Lattner
8fe9dd16fb Provide an interface for Targets to specify their stack pointer register 
for llvm.stacksave/restore.

llvm-svn: 25275
 2006-01-13 17:47:52 +00:00
Jeff Cohen
8727139340 Oh oh... Unix is case sensitive. 
llvm-svn: 24928
 2005-12-22 01:46:59 +00:00
Jeff Cohen
8afabfd8f1 Make it compile with VC++. 
llvm-svn: 24927
 2005-12-22 01:44:51 +00:00
Evan Cheng
822f360f84 Added TargetLowering::isMaskedValueZeroForTargetNode() declaration. 
llvm-svn: 24923
 2005-12-21 23:15:41 +00:00
Evan Cheng
44e4e6a57f Added a hook to print out names of target specific DAG nodes. 
llvm-svn: 24877
 2005-12-20 06:22:03 +00:00
Nate Begeman
811a41a87c Support multiple ValueTypes per RegisterClass, needed for upcoming vector 
work.  This change has no effect on generated code.

llvm-svn: 24563
 2005-12-01 04:51:06 +00:00
Nate Begeman
a1c2df2471 Add the majority of the vector machien value types we expect to support, 
and make a few changes to the legalization machinery to support more than
16 types.

llvm-svn: 24511
 2005-11-29 05:45:29 +00:00
Nate Begeman
5784fb4adf Teach the type lowering code about turning packed types into vector types. 
Next step: generating vector dag nodes, and legalizing them into scalar
code.

llvm-svn: 24404
 2005-11-17 21:44:42 +00:00
Chris Lattner
bb448515ae Add a new option to indicate we want the code generator to emit code quickly, 
not spending tons of time microoptimizing it.  This is useful for an -O0
style of build.

llvm-svn: 24235
 2005-11-08 02:12:47 +00:00
Jeff Cohen
16669485c1 <cassert> no longer required to make VC++ happy. 
llvm-svn: 24177
 2005-11-04 02:59:16 +00:00
Duraid Madina
feeaabd6f1 change NULL to 0, unbreaks the ppc target when building on ia64 
llvm-svn: 24176
 2005-11-04 01:45:04 +00:00
Jim Laskey
42681c1d58 1. Remove ranges from itinerary data. 
2. Tidy up the subtarget emittined code.

llvm-svn: 24172
 2005-11-03 22:47:41 +00:00
Jeff Cohen
ae39880d3a Keep VC++ happy. 
llvm-svn: 24148
 2005-11-02 04:03:16 +00:00
Jim Laskey
4cb1e29b27 Allow itineraries to be passed through the Target Machine. 
llvm-svn: 24139
 2005-11-01 20:06:59 +00:00
Jim Laskey
03f8b2a366 Structures used to hold scheduling information. 
llvm-svn: 24049
 2005-10-27 18:18:05 +00:00
Jim Laskey
b377b32a58 Preparation of supporting scheduling info. Need to find info based on selected 
CPU.

llvm-svn: 23974
 2005-10-25 15:15:28 +00:00
Chris Lattner
79ea8acebc Move static functions to .cpp file, reduce #includes, pass strings by 
const&.

llvm-svn: 23890
 2005-10-23 05:25:19 +00:00
Nate Begeman
6c42f509bc Invert the TargetLowering flag that controls divide by consant expansion. 
Add a new flag to TargetLowering indicating if the target has really cheap
  signed division by powers of two, make ppc use it.  This will probably go
  away in the future.
Implement some more ISD::SDIV folds in the dag combiner
Remove now dead code in the x86 backend.

llvm-svn: 23853
 2005-10-21 00:02:42 +00:00
Nate Begeman
2b0b27775d Enable targets to say that integer divide is expensive, which will trigger 
an upcoming optimization in the DAG Combiner.

llvm-svn: 23834
 2005-10-20 02:14:14 +00:00
Nate Begeman
ee581735d9 Add the ability to lower return instructions to TargetLowering. This 
allows us to lower legal return types to something else, to meet ABI
requirements (such as that i64 be returned in two i32 regs on Darwin/ppc).

llvm-svn: 23802
 2005-10-18 23:23:37 +00:00
Chris Lattner
4bb574585f Fix case of path 
llvm-svn: 23605
 2005-10-03 03:32:39 +00:00
Chris Lattner
3a47224042 This member can be const too 
llvm-svn: 23600
 2005-10-03 00:21:25 +00:00
Chris Lattner
b19d4e5584 Expose the actual valuetype of each register class 
llvm-svn: 23583
 2005-10-02 06:23:19 +00:00
Chris Lattner
c744d9398f Rename MRegisterDesc -> TargetRegisterDesc for consistency 
llvm-svn: 23564
 2005-09-30 17:49:27 +00:00
Chris Lattner
6124aae803 trim down the target info structs now that we have a preferred spill register class for each callee save register 
llvm-svn: 23560
 2005-09-30 17:35:22 +00:00
Chris Lattner
18454e037b expose a new virtual method 
llvm-svn: 23555
 2005-09-30 07:06:37 +00:00
Chris Lattner
ec85d13393 Change these methods to take RC's 
llvm-svn: 23535
 2005-09-30 01:28:14 +00:00
Chris Lattner
62922d5727 Add a new flag for targets where setjmp/longjmp saves/restores the signal mask, 
and _setjmp/_longjmp should be used instead (for llvm.setjmp/llvm.longjmp).

llvm-svn: 23479
 2005-09-27 22:13:36 +00:00
Chris Lattner
e8cb4e7356 add a new callback 
llvm-svn: 23373
 2005-09-17 01:02:45 +00:00
Jim Laskey
1f9c40400c Add help support for -mcpu and -mattr. 
llvm-svn: 23222
 2005-09-02 19:27:43 +00:00
Chris Lattner
49eef12127 Move a bunch of non-deprecated methods above the "deprecated line" 
llvm-svn: 23216
 2005-09-02 18:16:20 +00:00
Jeff Cohen
930e81f03b Fix VC++ build errors 
llvm-svn: 23210
 2005-09-02 02:51:42 +00:00
Jim Laskey
f32ef9a37f 1. Use SubtargetFeatures in llc/lli. 
2. Propagate feature "string" to all targets.

3. Implement use of SubtargetFeatures in PowerPCTargetSubtarget.

llvm-svn: 23192
 2005-09-01 21:38:21 +00:00
Jim Laskey
09a731071f This new class provides support for platform specific "features". The intent 
is to manage processor specific attributes from the command line.  See examples
of use in llc/lli and PowerPCTargetSubtarget.

llvm-svn: 23191
 2005-09-01 21:36:18 +00:00
Reid Spencer
31b20389f9 Change the names of member variables per Chris' instructions, and document 
them more clearly.

llvm-svn: 23118
 2005-08-27 19:09:02 +00:00
Chris Lattner
e91069c4de add some forward defs 
llvm-svn: 23100
 2005-08-26 21:06:40 +00:00
Chris Lattner
ac19224b29 spell this right! 
llvm-svn: 23097
 2005-08-26 20:53:44 +00:00
Chris Lattner
98bd9339ce Add a hook 
llvm-svn: 23096
 2005-08-26 20:53:09 +00:00
Chris Lattner
fd72abe85b Add a new instruction flag 
llvm-svn: 23093
 2005-08-26 20:31:24 +00:00
Chris Lattner
b71b78a79d rename hasNativeSupportFor* -> is(Operation|Type)Legal. 
llvm-svn: 23011
 2005-08-24 16:34:59 +00:00
Chris Lattner
6fcfaee2fc Add a new field to TargetInstrDescriptor for tracking information about 
operands.

llvm-svn: 22908
 2005-08-19 16:56:26 +00:00
Nate Begeman
a978ae8b7d Remove the X86 and PowerPC Simple instruction selectors; their time has 
passed.

llvm-svn: 22886
 2005-08-18 23:53:15 +00:00
Chris Lattner
feb0442901 Since getSubtarget() always provides a const Subtarget, dont' require the user 
to pass it in.  Also, since it always returns a non-null pointer, make it
return a reference instead for easier use.

llvm-svn: 22686
 2005-08-05 21:53:21 +00:00
Jeff Cohen
81980781a1 Eliminate tabs and trailing spaces. 
llvm-svn: 22520
 2005-07-27 05:53:44 +00:00
Andrew Lenharth
8fc535e9bd allow constants to be relocated like GV (necessary for alpha, as constants are relocated with globals, not with .text), and allow targets to have a GOT managed for them 
llvm-svn: 22496
 2005-07-22 20:46:42 +00:00
Reid Spencer
40c5ebe4eb For: memory operations -> stores 
This is the first incremental patch to implement this feature. It adds no
functionality to LLVM but setup up the information needed from targets in
order to implement the optimization correctly. Each target needs to specify
the maximum number of store operations for conversion of the llvm.memset,
llvm.memcpy, and llvm.memmove intrinsics into a sequence of store operations.
The limit needs to be chosen at the threshold of performance for such an
optimization (generally smallish). The target also needs to specify whether
the target can support unaligned stores for multi-byte store operations.
This helps ensure the optimization doesn't generate code that will trap on
an alignment errors.
More patches to follow.

llvm-svn: 22468
 2005-07-19 04:52:44 +00:00
Nate Begeman
0a08ce9c07 Clean up and add comments to the newly implemented subtarget code. 
llvm-svn: 22396
 2005-07-12 03:04:49 +00:00
Nate Begeman
4d96f2769c Clean up the TargetSubtarget class a bit, removing an unnecessary argument 
to the constructor.

llvm-svn: 22392
 2005-07-12 02:41:19 +00:00
Nate Begeman
626fb671c8 Implement Subtarget support 
Implement the X86 Subtarget.

This consolidates the checks for target triple, and setting options based
on target triple into one place.  This allows us to convert the asm printer
and isel over from being littered with "forDarwin", "forCygwin", etc. into
just having the appropriate flags for each subtarget feature controlling
the code for that feature.

This patch also implements indirect external and weak references in the
X86 pattern isel, for darwin.  Next up is to convert over the asm printers
to use this new interface.

llvm-svn: 22389
 2005-07-12 01:41:54 +00:00