Charles Davis
|
a5e1970cd0
|
Add retw and lretw instructions. Also, fix Intel syntax parsing for all
ret instructions.
llvm-svn: 154468
|
2012-04-11 01:10:53 +00:00 |
|
Devang Patel
|
be1817e3e0
|
Intel syntax. Adjust special code, used to recognize cmp<comparison code>{ss,sd,ps,pd}, for intel syntax.
llvm-svn: 149291
|
2012-01-30 22:47:12 +00:00 |
|
Devang Patel
|
0da753c9e6
|
Intel Syntax: Extend special hand coded logic, to recognize special instructions, for intel syntax.
llvm-svn: 148864
|
2012-01-24 21:43:36 +00:00 |
|
Devang Patel
|
0638a44a24
|
Intel syntax: Parse ... PTR [-8]
llvm-svn: 148570
|
2012-01-20 21:21:01 +00:00 |
|
Devang Patel
|
e836c95860
|
Intel syntax: For now, disable ambiguous JMP64pcrel32 for intel syntax.
llvm-svn: 148569
|
2012-01-20 21:14:06 +00:00 |
|
Devang Patel
|
b42cea31aa
|
Post process 'and', 'sub' instructions and select better encoding, if available.
llvm-svn: 148489
|
2012-01-19 18:40:55 +00:00 |
|
Devang Patel
|
27ef211648
|
Intel syntax: There is no need to create unary expr for simple negative displacement.
llvm-svn: 148486
|
2012-01-19 18:15:51 +00:00 |
|
Devang Patel
|
999eaa4b85
|
Post process 'xor', 'or' and 'cmp' instructions and select better encoding, if available.
llvm-svn: 148485
|
2012-01-19 17:53:25 +00:00 |
|