RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
Code Issues Projects Releases Wiki Activity
48,221 Commits 4 Branches 5 Tags 704 MiB
2c046813c6
Commit Graph

10487 Commits

Author SHA1 Message Date
Evan Cheng
20086680b0 Don't put IT instruction before conditional branches. 
llvm-svn: 75361
 2009-07-11 07:26:20 +00:00
Evan Cheng
03d981d91b Smarter isel of ldrsb / ldrsh. Only make use of these when [r,r] address is feasible. 
llvm-svn: 75360
 2009-07-11 07:08:13 +00:00
Evan Cheng
268b47b1fb Major changes to Thumb (not Thumb2). Many 16-bit instructions either modifies CPSR when they are outside the IT blocks, or they can predicated when in Thumb2. Move the implicit def of CPSR to an optional def which defaults CPSR. This allows the 's' bit to be toggled dynamically. 
A side-effect of this change is asm printer is now using unified assembly. There are some minor clean ups and fixes as well.

llvm-svn: 75359
 2009-07-11 06:43:01 +00:00
Evan Cheng
e83b947a2c 80 col violation. 
llvm-svn: 75358
 2009-07-11 06:37:27 +00:00
Bob Wilson
88593195a0 Add superclasses of ARM Neon quad registers. The Q2PR class contains pairs of 
quad registers and the Q4PR class holds sets of 4 quad registers.

llvm-svn: 75309
 2009-07-10 23:09:06 +00:00
Chris Lattner
a403645785 remove the "debug" modifier, it is only used by one instruction which can 
never be generated.

llvm-svn: 75305
 2009-07-10 22:34:11 +00:00
Chris Lattner
70881971d2 make pcrel and non-pcrel global printing more similar. 
llvm-svn: 75298
 2009-07-10 21:57:21 +00:00
Evan Cheng
94967abfe3 Undo my brain cramp. 
llvm-svn: 75290
 2009-07-10 21:31:42 +00:00
Chris Lattner
1781e322d7 code model is never set to default. 
llvm-svn: 75278
 2009-07-10 21:03:06 +00:00
Chris Lattner
4b7ff8e0c0 fix indentation 
llvm-svn: 75277
 2009-07-10 21:01:59 +00:00
Chris Lattner
478fc8442b remove the now-dead TM argument to these methods. 
llvm-svn: 75276
 2009-07-10 21:00:45 +00:00
Chris Lattner
9c13214ee8 make PIC vs DynamicNoPIC be explicit in PICStyles. 
llvm-svn: 75275
 2009-07-10 20:58:47 +00:00
Chris Lattner
933108f921 some minor simplifications. 
llvm-svn: 75274
 2009-07-10 20:53:38 +00:00
Chris Lattner
9deef50410 add a couple of predicates to test for "stub style pic in PIC mode" and "stub style pic in dynamic-no-pic" mode. 
llvm-svn: 75273
 2009-07-10 20:47:30 +00:00
Duncan Sands
f32be25f82 Avoid compiler warnings when assertions are turned off. 
llvm-svn: 75269
 2009-07-10 20:10:14 +00:00
Evan Cheng
7f57128609 CMOVxx doesn't swap operands which it's commuted. 
llvm-svn: 75266
 2009-07-10 19:26:57 +00:00
David Goodwin
1a6f4f6f8d Predicate VFP instructions on HasVFP2 instead of IsARM. This allows VFP instructions with thumb-2. 
llvm-svn: 75254
 2009-07-10 17:03:29 +00:00
Owen Anderson
426ad99bf3 Update for GlobalVariables ctor change. 
llvm-svn: 75251
 2009-07-10 16:42:19 +00:00
David Goodwin
527180b7b0 t2LDM_RET does not fall-through. 
llvm-svn: 75250
 2009-07-10 15:33:46 +00:00
Duncan Sands
eaa9975d59 Add Thumb2ITBlockPass.cpp to CMakeLists.txt, fixing 
the cmake build.

llvm-svn: 75246
 2009-07-10 08:31:50 +00:00
Chris Lattner
e5b9e93e19 make this more like printOperand. Perhaps some merging will happen 
tomorrow.

llvm-svn: 75245
 2009-07-10 07:50:52 +00:00
Chris Lattner
6097f82e18 simplify fast isel by using ClassifyGlobalReference. This 
elimiantes the last use of GVRequiresExtraLoad, so delete it.

llvm-svn: 75244
 2009-07-10 07:48:51 +00:00
Chris Lattner
7c038a2b3c eliminate GVRequiresRegister, replacing it with predicates we 
need for other purposes.

llvm-svn: 75243
 2009-07-10 07:38:24 +00:00
Chris Lattner
e4e0c73ed0 change a bunch of logic in LowerGlobalAddress to leverage the work 
done in ClassifyGlobalReference instead of reconstructing the info
awkwardly.

llvm-svn: 75240
 2009-07-10 07:34:39 +00:00
Chris Lattner
a785e01d31 add a predicate to determine if a global var reference requires a 
PIC-base to be added in.

llvm-svn: 75238
 2009-07-10 07:33:30 +00:00
Chris Lattner
0cae8c7845 move some classification logic around. Now GVRequiresExtraLoad 
is just a trivial wrapper around "ClassifyGlobalReference", which
stole a ton of logic from LowerGlobalAddress.

llvm-svn: 75237
 2009-07-10 07:20:05 +00:00
Chris Lattner
4e8de888f2 change isGlobalStubReference to take target flags instead of a MachineOperand. 
llvm-svn: 75236
 2009-07-10 06:29:59 +00:00
Chris Lattner
c4e0e9c987 convert some late code (called by regalloc and code emission) 
to use isGlobalStubReference instead of GVRequiresExtraLoad
(which should really be part of isel).

llvm-svn: 75234
 2009-07-10 06:07:08 +00:00
Chris Lattner
a607a9c046 add a new predicate method that says whether a GlobalValue 
MachineOperand is a reference to a stub, not a reference to the
global variable itself.  Look no context needed!

llvm-svn: 75233
 2009-07-10 06:06:17 +00:00
Chris Lattner
41fccd30b7 GVRequiresExtraLoad is now never used for calls, simplify it based on this. 
llvm-svn: 75232
 2009-07-10 05:52:02 +00:00
Chris Lattner
832a724072 actually, just eliminate PCRelGVRequiresExtraLoad. It makes the code 
more complex and slow than just directly testing what we care about.

llvm-svn: 75231
 2009-07-10 05:48:03 +00:00
Chris Lattner
2161376696 There is only one case where GVRequiresExtraLoad returns true for calls: 
split its handling out to PCRelGVRequiresExtraLoad, and simplify code
based on this.

llvm-svn: 75230
 2009-07-10 05:45:15 +00:00
Chris Lattner
2e5e403f53 the "isDirectCall" operand of GVRequiresRegister is always false, eliminate it. 
llvm-svn: 75229
 2009-07-10 05:37:11 +00:00
Chris Lattner
faa8001b62 split call handling out of X86SelectAddress into X86SelectCallAddress 
llvm-svn: 75228
 2009-07-10 05:33:42 +00:00
Chris Lattner
fb8ee5d85a convert a helper method to be a static function instead of a 
template.  Also convert it to take a MachineOperand instead of a GV*

llvm-svn: 75227
 2009-07-10 05:27:43 +00:00
Evan Cheng
6e276f4376 More info about Thumb1 predication support. 
llvm-svn: 75220
 2009-07-10 02:10:17 +00:00
Evan Cheng
74f5327e53 We don't need separate thumb1 instructions tADDSi3 etc. for addc and subc. The "normal" version always modify condition register CPSR so we should just use def : pat to match to the same instructions. 
llvm-svn: 75219
 2009-07-10 02:09:04 +00:00
Evan Cheng
24f2aefc87 Add a thumb2 pass to insert IT blocks. 
llvm-svn: 75218
 2009-07-10 01:54:42 +00:00
Evan Cheng
4d2678d1ff Move isPredicated from .cpp to .h 
llvm-svn: 75217
 2009-07-10 01:38:27 +00:00
Evan Cheng
5bdb67db63 80 col violation. 
llvm-svn: 75212
 2009-07-10 00:45:16 +00:00
Evan Cheng
4249ad4c00 Remove a bogus assertion. 
llvm-svn: 75206
 2009-07-10 00:23:48 +00:00
Bob Wilson
3309c912fb Replace TM.getRegisterInfo() calls by TRI instance variable. 
Use getAsmName() method instead of accessing AsmName field directly.

llvm-svn: 75205
 2009-07-10 00:14:05 +00:00
Bob Wilson
f5f52fa9d6 Handle 'a' modifier on inline assembly operands. 
This is part of the fix for pr4521.

llvm-svn: 75201
 2009-07-09 23:54:51 +00:00
Evan Cheng
1b15e9611e Added Thumb IT instruction. 
llvm-svn: 75198
 2009-07-09 23:43:36 +00:00
Evan Cheng
0d509459ff Another todo entry. 
llvm-svn: 75192
 2009-07-09 23:17:28 +00:00
Evan Cheng
5bde39cb50 Initial support for load / store multiple opt pass Thumb2 support (post-allocation only). It's kind of there, but not quite. I'll return to this later. 
llvm-svn: 75190
 2009-07-09 23:11:34 +00:00
Evan Cheng
57a4e81f3f Fix ldm / stm unified syntax; add t2LDM_RET. 
llvm-svn: 75188
 2009-07-09 22:58:39 +00:00
Evan Cheng
09e7791563 LDM_RET should be marked mayLoad. 
llvm-svn: 75187
 2009-07-09 22:57:41 +00:00
Bill Wendling
4b9c615e09 If -fomit-frame-pointer is used, we still need to record when the %esp register 
is modified. Otherwise, the unwinder will get confused. The old code (before I
started my hacking) did this. It dropped on the floor, because I wasn't aware of
this requirement.

On the plus side, if we use "alloca" in a function, we create frame pointers
even with -fomit-frame-pointer is enabled!

This is a Good Thing(tm)!!!

llvm-svn: 75183
 2009-07-09 22:30:02 +00:00
Evan Cheng
3b7c3fafab Fix ldrd / strd address mode matching code. It allows for +/- 8 bit offset. Also change the printer to make the scale 4 explicit. 
Note, we are not yet generating these instructions.

llvm-svn: 75181
 2009-07-09 22:21:59 +00:00