RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 06:22:56 +02:00
Code Issues Projects Releases Wiki Activity
84,293 Commits 4 Branches 5 Tags 704 MiB
437076336a
Commit Graph

8513 Commits

Author SHA1 Message Date
Chad Rosier
437076336a [ms-inline asm] Avoid a false positive assertion 
Assertion failed: (Start.isValid() == End.isValid() && "Start and end should 
either both be valid or both be invalid!")

when parsing inline asm.  SMLoc assumes that the first char * in the source is
invalid.  However, when parsing an inline asm the mnemonic is at this location.
I don't want to change SMLoc, so use a trivial workaround.

llvm-svn: 162381
 2012-08-22 19:14:29 +00:00
Craig Topper
d66ff79b2c Add a getName function to MachineFunction. Use it in places that previously did getFunction()->getName(). Remove includes of Function.h that are no longer needed. 
llvm-svn: 162347
 2012-08-22 06:07:19 +00:00
Craig Topper
ba3d5bef9f Don't cache the MBB in the class. Its only used by one function. Change a for loop over operands to use unsigned instead of int. 
llvm-svn: 162344
 2012-08-22 05:59:59 +00:00
Craig Topper
37bdfa3177 Mark a function as static since it doesn't use anything in the class. 
llvm-svn: 162342
 2012-08-22 05:36:44 +00:00
Richard Smith
d1addbb679 Fix unaligned memory accesses when performing relocations in X86 JIT. There's 
no cost to using memcpy here: the fixed code is optimized by LLVM to perfect
machine code.

llvm-svn: 162311
 2012-08-21 20:48:36 +00:00
Chad Rosier
92debd58d9 [ms-inline asm] Do not report a Parser error when matching inline assembly. 
llvm-svn: 162306
 2012-08-21 19:36:59 +00:00
Chad Rosier
72a2747c53 [ms-inline asm] Expose the ErrorInfo from the MatchInstructionImpl. In general, 
this is the index of the operand that failed to match.

Note: This may cause a buildbot failure due to an API mismatch in clang.  Should
recover with my next commit to clang.

llvm-svn: 162295
 2012-08-21 18:14:59 +00:00
Craig Topper
45eeb13dea Fix up indentation and remove a couple else's after returns. 
llvm-svn: 162270
 2012-08-21 08:29:51 +00:00
Craig Topper
aba5024223 Use uint16_t for tables of opcodes. 
llvm-svn: 162267
 2012-08-21 08:23:21 +00:00
Craig Topper
9831045ed8 Fix up indentation. No functional change. 
llvm-svn: 162264
 2012-08-21 08:17:07 +00:00
Craig Topper
63ef1d8341 Add a couple llvm_unreachables. Add a message to several others. 
llvm-svn: 162263
 2012-08-21 08:16:16 +00:00
Craig Topper
3ba0ae7ec3 Replace a break with llvm_unreachable in the default case of a nested switch. Condense code a bit. No functional change. 
llvm-svn: 162261
 2012-08-21 07:32:16 +00:00
Craig Topper
e432edabf1 Cleanup the scalar FMA3 definitions. Add patterns to fold loads with scalar forms. 
llvm-svn: 162260
 2012-08-21 07:11:11 +00:00
Craig Topper
2e63b3ea18 Merge FMA3 instructions with and without patterns into single classes using null_frag. 
llvm-svn: 162257
 2012-08-21 05:56:45 +00:00
Michael Liao
3d421a0c4d fix a case where all operands of BUILD_VECTOR are undefined 
llvm-svn: 162214
 2012-08-20 17:59:18 +00:00
Craig Topper
77406bef3b Remove FMA3 intrinsic instructions in favor of patterns. 
llvm-svn: 162194
 2012-08-20 06:21:25 +00:00
Craig Topper
64c93f9d07 Use correct intrinsic for 256-bit VFMSUBADDPS. 
llvm-svn: 162193
 2012-08-20 06:03:04 +00:00
Craig Topper
832951e7da Remove trailing white space and tab characters. No functional change. 
llvm-svn: 162192
 2012-08-19 23:37:46 +00:00
Nadav Rotem
589dc766e0 When unsafe math is used, we can use commutative FMAX and FMIN. In some cases 
this allows for better code generation.

Added a new DAGCombine transformation to convert FMAX and FMIN to FMANC and
FMINC, which are commutative.

For example:

  movaps  %xmm0, %xmm1
  movsd LC(%rip), %xmm0
  minsd %xmm1, %xmm0

becomes:

  minsd LC(%rip), %xmm0

llvm-svn: 162187
 2012-08-19 13:06:16 +00:00
Nadav Rotem
d01a7b5942 Reapply r162160 with a fix: Optimize Arith->Trunc->SETCC sequence to allow better compare/branch code. 
llvm-svn: 162172
 2012-08-18 17:53:03 +00:00
Craig Topper
e341db552a Refactor code a bit to reduce number of calls in the final compiled code. No functional change intended. 
llvm-svn: 162166
 2012-08-18 06:39:34 +00:00
Nadav Rotem
e9cdefa762 Revert r162160 because it made a few buildbots fail. 
llvm-svn: 162164
 2012-08-18 05:02:36 +00:00
Nadav Rotem
76f1b84f58 The X86 backend has a number of optimizations for SETCC nodes which use 
arithmetic instructions. However, when small data types are used, a truncate
node appears between the SETCC node and the arithmetic operation. This patch
adds support for this pattern.

Before:
  xorl  %esi, %edi
  testb %dil, %dil
  setne %al
  ret

After:
  xorb  %dil, %sil
  setne %al
  ret

rdar://12081007

llvm-svn: 162160
 2012-08-18 02:43:28 +00:00
Craig Topper
efc1bf9ee1 Use nested switch to select arguments to reduce calls to EmitPCMP. 
llvm-svn: 162089
 2012-08-17 07:15:56 +00:00
Craig Topper
8fa010b216 Make ReplaceATOMIC_BINARY_64 a static function. Use a nested switch to reduce to only a single call to it thus allowing it to be inlined by the compiler. 
llvm-svn: 162088
 2012-08-17 06:55:11 +00:00
Anitha Boyapati
161fc750a1 Patch to enable FMA on bdver2 target. Make XOP feature enable FMA4 as well. 
llvm-svn: 162012
 2012-08-16 04:04:02 +00:00
Anitha Boyapati
5443ee0d76 (no commit message) 
llvm-svn: 162010
 2012-08-16 03:50:04 +00:00
Michael Liao
f763f96863 minor fix of X86ISD::VSEXT_MOVL dump 
llvm-svn: 161902
 2012-08-14 22:53:17 +00:00
Michael Liao
daebe04c2f fix PR11334 
- FP_EXTEND only support extending from vectors with matching elements.
  This results in the scalarization of extending to v2f64 from v2f32,
  which will be legalized to v4f32 not matching with v2f64.
- add X86-specific VFPEXT supproting extending from v4f32 to v2f64.
- add BUILD_VECTOR lowering helper to recover back the original
  extending from v4f32 to v2f64.
- test case is enhanced to include different vector width.

llvm-svn: 161894
 2012-08-14 21:24:47 +00:00
Craig Topper
e7ac4d1df1 Factor duplicate calls to getUNDEF in several functions. 
llvm-svn: 161860
 2012-08-14 08:18:43 +00:00
Craig Topper
a3795f6791 Re-factor intrinsic lowering to combine common parts of similar intrinsics. Reduces compiled code size a little bit. 
llvm-svn: 161859
 2012-08-14 07:43:25 +00:00
Manman Ren
cb05c49c64 X86: move Int_CVTSD2SSrr, Int_CVTSI2SSrr, Int_CVTSI2SDrr, Int_CVTSS2SDrr from 
OpTbl1 to OpTbl2 since they have 3 operands and the last operand can be changed
to a memory operand.

PR13576

llvm-svn: 161769
 2012-08-13 18:29:41 +00:00
Manman Ren
c9f5387a5c X86: when auto-detecting the subtarget features, make sure use IsIntel to detect 
Nehalem, Westmere and Sandy Bridge. AMD also has processor family 6.

llvm-svn: 161763
 2012-08-13 17:26:46 +00:00
Craig Topper
4fc08044be Tidy up VSETCC lowering code a bit more by adding an llvm_unreachable and putting an a couple if conditions in a better order. 
llvm-svn: 161746
 2012-08-13 03:42:38 +00:00
Craig Topper
a438ea46bf Refactor code a bit to share commonalities. No functional change intended. 
llvm-svn: 161745
 2012-08-13 02:34:03 +00:00
Craig Topper
bb92d94049 Fix an unused variable warning from r161742. 
llvm-svn: 161743
 2012-08-13 01:26:45 +00:00
Craig Topper
1032fcf6da Remove the LowerMMXCONCAT_VECTORS function. It could never execute because there are no legal 64-bit vector types that could be used as inputs to a 128-bit concat_vectors. Remove a target specific SDNode and its patterns that become unused as a result. 
llvm-svn: 161742
 2012-08-13 01:23:55 +00:00
Craig Topper
5a5ed2d691 Remove call to setOperationAction for SETCC of v4f32. SETCC returns an integer type not an FP type. 
llvm-svn: 161738
 2012-08-12 05:31:32 +00:00
Craig Topper
1292e1f43c Remove unnecessary call to setOperationAction for SETCC of v2i64 under SSE42. It was already called for the same under SSE2. 
llvm-svn: 161737
 2012-08-12 05:15:16 +00:00
Craig Topper
709114d67f Make replace many calls to getSizeInBits() with is128BitVector/is256BitVector 
llvm-svn: 161734
 2012-08-12 02:23:29 +00:00
Craig Topper
a52fcd0a14 Use MVT.isXBitVector instead of EVT.isXBitVector when setting up operation actions. Compiles to smaller code. 
llvm-svn: 161733
 2012-08-12 00:34:56 +00:00
Michael Liao
4b95cb463a fix PR13577, an issue introduced by r161687 
- FCMOV only supports a subset of X86 conditions. Skip boolean
  simplification if X86 condition is not valid for FCMOV.
- add a minimal test case for PR13577.

llvm-svn: 161732
 2012-08-11 23:47:06 +00:00
Craig Topper
93e2521659 Move setOperationAction for CONCAT_VECTORS for 256-bit vectors into loop since all 256-bit types are supported. 
llvm-svn: 161730
 2012-08-11 22:34:26 +00:00
Craig Topper
b7f7fa86ec Tidy up indentation. No functional change. 
llvm-svn: 161727
 2012-08-11 17:53:00 +00:00
Craig Topper
ba0c3ebe9e Fix a cast that was casting away 'const' unnecessarily 
llvm-svn: 161726
 2012-08-11 17:46:16 +00:00
Craig Topper
3929432178 Add a couple default: llvm_unreachable() to some switch statements. Fix a bad message in an existing llvm_unreachable. 
llvm-svn: 161725
 2012-08-11 17:44:14 +00:00
Manman Ren
9bd686f936 X86: when we are auto-detecting the subtarget features, make sure we turn on 
FeatureFastUAMem for Nehalem, Westmere and Sandy Bridge.

FeatureFastUAMem is already on if we pass in nehalem or westmere as a command
argument.

rdar: 7252306
llvm-svn: 161717
 2012-08-10 23:43:32 +00:00
Michael Liao
97334a5c5f add X86-specific DAG optimization to simplify boolean test 
- if a boolean test (X86ISD::CMP or X86ISD:SUB) checks a boolean value
  generated from X86ISD::SETCC, try to simplify the boolean value
  generation and checking by reusing the original EFLAGS with proper
  condition code
- add hooks to X86 specific SETCC/BRCOND/CMOV, the major 3 places
  consuming EFLAGS

part of patches fixing PR12312

llvm-svn: 161687
 2012-08-10 19:58:13 +00:00
Michael Liao
81be965deb remove tailing whitespaces and test commit 
llvm-svn: 161664
 2012-08-10 14:39:24 +00:00
Joerg Sonnenberger
f07e1e10a6 Add some missing includes for the build against stdcxx. 
llvm-svn: 161657
 2012-08-10 10:53:56 +00:00