llvm-mirror

RPCS3/llvm-mirror

Fork 0

mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00

Commit Graph

Author	SHA1	Message	Date
David Green	6e28c84a3a	[ARM] Replace arm vendor with none. NFC	2020-04-22 18:19:35 +01:00
David Green	4ccc1cffed	[MVE] VMOVX patterns This adds fp16 VMOVX patterns, using the same patterns as rL362482 with some adjustments for MVE. It allows us to move fp16 registers without going into and out of gprs. VMOVX is able to move the top bits from a fp16 in a fp reg into the bottom bits of another register, zeroing the rest. This can be used for odd MVE register lanes. The top bits are not read by fp16 instructions, so no move is required there if we are dealing with even lanes. Differential revision: https://reviews.llvm.org/D66793 llvm-svn: 370184	2019-08-28 10:13:23 +00:00
Sam Tebbs	63fc526cc7	[ARM] Select VFMA llvm-svn: 368264	2019-08-08 08:21:01 +00:00

Author

SHA1

Message

Date

David Green

6e28c84a3a

[ARM] Replace arm vendor with none. NFC

2020-04-22 18:19:35 +01:00

David Green

4ccc1cffed

[MVE] VMOVX patterns

This adds fp16 VMOVX patterns, using the same patterns as rL362482 with some
adjustments for MVE. It allows us to move fp16 registers without going into and
out of gprs.

VMOVX is able to move the top bits from a fp16 in a fp reg into the bottom bits
of another register, zeroing the rest. This can be used for odd MVE register
lanes. The top bits are not read by fp16 instructions, so no move is required
there if we are dealing with even lanes.

Differential revision: https://reviews.llvm.org/D66793

llvm-svn: 370184

2019-08-28 10:13:23 +00:00

Sam Tebbs

63fc526cc7

[ARM] Select VFMA

llvm-svn: 368264

2019-08-08 08:21:01 +00:00

3 Commits