RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 04:22:57 +02:00
Code Issues Projects Releases Wiki Activity
95,845 Commits 4 Branches 5 Tags 704 MiB
7ad0409c56
Commit Graph

1 Commits

Author SHA1 Message Date
Jim Grosbach
92ee2a8454 ARM encoding for VSWP got the second operand incorrect. 
Make the non-tied register operand names line up with what the base
class encoding handler expects.

rdar://11157236

llvm-svn: 153766
 2012-03-30 18:53:01 +00:00