RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 04:52:54 +02:00
Code Issues Projects Releases Wiki Activity
96,045 Commits 4 Branches 5 Tags 704 MiB
80d8b3db1e
Commit Graph

2 Commits

Author SHA1 Message Date
Jim Grosbach
f88c4f8dbc ARM: Constrain regclass for TSTri instruction. 
Get the register class right for the TST instruction. This keeps the
machine verifier happy, enabling us to turn it on for another test.

rdar://12594152

llvm-svn: 189274
 2013-08-26 20:22:05 +00:00
Chad Rosier
ec3053c33c [fast-isel] HandlePHINodesInSuccessorBlocks() can promite i8 and i16 types too. 
llvm-svn: 149730
 2012-02-04 00:39:19 +00:00