RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity
76,150 Commits 4 Branches 5 Tags 704 MiB
8573d26722
Commit Graph

4 Commits

Author SHA1 Message Date
Jakob Stoklund Olesen
4c043c50fd Replace TSFlagsFields and TSFlagsShifts with a simpler TSFlags field. 
When a target instruction wants to set target-specific flags, it should simply
set bits in the TSFlags bit vector defined in the Instruction TableGen class.

This works well because TableGen resolves member references late:

class I : Instruction {
  AddrMode AM = AddrModeNone;
  let TSFlags{3-0} = AM.Value;
}

let AM = AddrMode4 in
def ADD : I;

TSFlags gets the expected bits from AddrMode4 in this example.

llvm-svn: 100384
 2010-04-05 03:10:20 +00:00
Anton Korobeynikov
75c93b4ec3 Provide instruction sizes & encoding. No opcodes yet (but not needed so far). 
llvm-svn: 93553
 2010-01-15 21:18:39 +00:00
Anton Korobeynikov
0ca5fcdfaa Add instruction formats & support stuff 
llvm-svn: 93550
 2010-01-15 21:17:13 +00:00
Anton Korobeynikov
d49e584da5 Dummy MSP430 backend 
llvm-svn: 70694
 2009-05-03 12:57:15 +00:00