RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity
47,419 Commits 4 Branches 5 Tags 704 MiB
a227b42ac0
Commit Graph

10213 Commits

Author SHA1 Message Date
Dan Gohman
609f627ed7 Revert r72734. The Darwin assembler doesn't support the static 
relocation model on x86-64. Higher level logic should override
the relocation model to PIC on x86_64-apple-darwin.

llvm-svn: 72746
 2009-06-03 00:37:20 +00:00
Evan Cheng
7e66d61bec On Darwin x86_64 small code model doesn't guarantee code address fits in 32-bit. 
llvm-svn: 72734
 2009-06-02 20:09:31 +00:00
Dale Johannesen
8b6ee9e312 Revert 72707 and 72709, for the moment. 
llvm-svn: 72712
 2009-06-02 03:12:52 +00:00
Dale Johannesen
fe3b3add52 Add missing file. 
llvm-svn: 72709
 2009-06-01 23:48:58 +00:00
Dale Johannesen
c08669561e Make the implicit inputs and outputs of target-independent 
ADDC/ADDE use MVT::i1 (later, whatever it gets legalized to)
instead of MVT::Flag.  Remove CARRY_FALSE in favor of 0; adjust
all target-independent code to use this format.

Most targets will still produce a Flag-setting target-dependent
version when selection is done.  X86 is converted to use i32
instead, which means TableGen needs to produce different code
in xxxGenDAGISel.inc.  This keys off the new supportsHasI1 bit
in xxxInstrInfo, currently set only for X86; in principle this
is temporary and should go away when all other targets have
been converted.  All relevant X86 instruction patterns are
modified to represent setting and using EFLAGS explicitly.  The
same can be done on other targets.

The immediate behavior change is that an ADC/ADD pair are no
longer tightly coupled in the X86 scheduler; they can be
separated by instructions that don't clobber the flags (MOV).
I will soon add some peephole optimizations based on using
other instructions that set the flags to feed into ADC.

llvm-svn: 72707
 2009-06-01 23:27:20 +00:00
Dale Johannesen
548149ef8d Comment grammaro/clarification. 
llvm-svn: 72706
 2009-06-01 23:13:42 +00:00
Dale Johannesen
4ad4ae870b Trailing whitespace. 
llvm-svn: 72705
 2009-06-01 23:12:52 +00:00
Anton Korobeynikov
e7e9118514 Implement review feedback. Make thumb2 'normal' subtarget feature 
llvm-svn: 72698
 2009-06-01 20:00:48 +00:00
Bruno Cardoso Lopes
7765059062 Fix new CodeEmitter stuff to follow LLVM codying style. Patch by Aaron Gray 
llvm-svn: 72697
 2009-06-01 19:57:37 +00:00
Anton Korobeynikov
f6ec078b26 Do not emit "generic" CPU string. This fixes PR4291. 
llvm-svn: 72696
 2009-06-01 19:03:17 +00:00
Dan Gohman
b38d9b6a57 Fix a grammaro and clarify a comment. 
llvm-svn: 72668
 2009-05-31 17:52:18 +00:00
Bruno Cardoso Lopes
4da7e7af43 First patch in the direction of splitting MachineCodeEmitter in two subclasses: 
JITCodeEmitter and ObjectCodeEmitter. No functional changes yet. Patch by Aaron Gray

llvm-svn: 72631
 2009-05-30 20:51:52 +00:00
Evan Cheng
2d198e1bc2 (i64 (zext (srl GR32 8))) -> movzbl AH is not safe since srl 8 only clear the top 8 bits. 
llvm-svn: 72618
 2009-05-30 08:43:27 +00:00
Bill Wendling
8235a05c1a Untabification. 
llvm-svn: 72604
 2009-05-30 01:09:53 +00:00
Anton Korobeynikov
4f5b1ef545 Add placeholder for thumb2 stuff 
llvm-svn: 72593
 2009-05-29 23:41:08 +00:00
Evan Cheng
550fc9ba9f More h-registers tricks: folding zext nodes. 
llvm-svn: 72558
 2009-05-29 01:44:43 +00:00
Bill Wendling
dd6cbdb28c The MONITOR and MWAIT instructions have insufficient information for 
decoding. Essentially, they both map to the same column in the "opcode
extensions for one- and two-byte opcodes" table in the x86 manual. The RawFrm
complicates decoding this.

Instead, use opcode 0x01, prefix 0x01, and form MRM1r. Then have the code
emitter special case these, a la [SML]FENCE.

llvm-svn: 72556
 2009-05-28 23:40:46 +00:00
Evan Cheng
3d35b7e54c Fix MOVMSKPDrr encoding. 
llvm-svn: 72535
 2009-05-28 18:55:28 +00:00
Evan Cheng
99643b717c Fix PSIGND encoding bug. Patch by Sean Callanan. 
llvm-svn: 72534
 2009-05-28 18:48:53 +00:00
Sanjiv Gupta
c31e720f0e Emit debug info for locals with proper scope. 
llvm-svn: 72531
 2009-05-28 18:24:11 +00:00
Sanjiv Gupta
efc1b70b9e Mark the branch insns correctly. 
llvm-svn: 72529
 2009-05-28 17:32:56 +00:00
Sanjiv Gupta
b8df12a7ab Fixing problems that got exposed after the refactoring of LegalizeDAG done in 72447. 
llvm-svn: 72521
 2009-05-28 06:59:57 +00:00
Eli Friedman
c21c8b3311 Return the operand rather than a null SDValue when the given SELECT_CC 
is actually legal.  Part of LegalizeDAG cleanups.

llvm-svn: 72513
 2009-05-28 04:31:08 +00:00
Jeffrey Yasskin
c1c46c8efb This patch brings the list of attributes in CPPBackend.cpp up to date with the 
list in Attributes.h. It also reorders the CPPBackend list to match so that
it's easier to see that it's complete.

llvm-svn: 72510
 2009-05-28 03:16:17 +00:00
Bill Wendling
8a8d271d29 "The instructions MMX_PSADBWrm and MMX_PSADBWrr have opcode 0b11100000 (e0), but 
the Intel manual (screenshot) says it should be 0b11110110 (f6).  The existing
encoding causes a disassembly conflict with MMX_PAVGBrm, which really should be
0f e0."

Patch by Sean Callanan!

llvm-svn: 72508
 2009-05-28 02:04:00 +00:00
Evan Cheng
40810c4d1b Added optimization that narrow load / op / store and the 'op' is a bit twiddling instruction and its second operand is an immediate. If bits that are touched by 'op' can be done with a narrower instruction, reduce the width of the load and store as well. This happens a lot with bitfield manipulation code. 
e.g.
orl     $65536, 8(%rax)
=>
orb     $1, 10(%rax)

Since narrowing is not always a win, e.g. i32 -> i16 is a loss on x86, dag combiner consults with the target before performing the optimization.

llvm-svn: 72507
 2009-05-28 00:35:15 +00:00
Eli Friedman
9a87deee7e Ger rid of some dead code. 
llvm-svn: 72494
 2009-05-27 20:39:00 +00:00
Evan Cheng
9fd570a8a1 Fix sfence jit encoding. Patch by Sean Callanan. 
llvm-svn: 72488
 2009-05-27 18:38:01 +00:00
Bruno Cardoso Lopes
ddcbc31a99 Added support for fround, fextend and FP_TO_SINT 
llvm-svn: 72483
 2009-05-27 17:23:44 +00:00
Eli Friedman
b8c9f7ee35 Don't abuse the quirky behavior of LegalizeDAG for XINT_TO_FP and 
FP_TO_XINT.  Necessary for some cleanups I'm working on.  Updated 
from the previous version (r72431) to fix a bug and make some things a 
bit clearer.

llvm-svn: 72445
 2009-05-27 00:47:34 +00:00
Daniel Dunbar
75f52bda74 Back out r72431, it is causing a number of compilation crashes with clang. 
llvm-svn: 72436
 2009-05-26 21:27:02 +00:00
Stefanus Du Toit
031dcf315f Update CPU capabilities for AMD machines 
- added processors k8-sse3, opteron-sse3, athlon64-sse3, amdfam10, and
barcelona with appropriate sse3/4a levels
- added FeatureSSE4A for amdfam10 processors
in X86Subtarget:
- added hasSSE4A
- updated AutoDetectSubtargetFeatures to detect SSE4A
- updated GetCurrentX86CPU to detect family 15 with sse3 as k8-sse3 and
family 10h as amdfam10

New processor names match those used by gcc.

Patch by Paul Redmond!

llvm-svn: 72434
 2009-05-26 21:04:35 +00:00
Eli Friedman
f7d0c01ed6 Don't abuse the quirky behavior of LegalizeDAG for XINT_TO_FP and 
FP_TO_XINT.  Necessary for some cleanups I'm working on. 

llvm-svn: 72431
 2009-05-26 19:18:56 +00:00
Chris Lattner
636bd70540 add some late optimizations that GCC does. It thinks these are a win 
even on Core2, not just AMD processors which was a surprise to me.

llvm-svn: 72396
 2009-05-25 20:28:19 +00:00
Chris Lattner
10cac1a776 fix typo 
llvm-svn: 72395
 2009-05-25 19:51:07 +00:00
Chris Lattner
60098b3e93 we should eventually add -march=atom and the new atom movbe instruction. 
llvm-svn: 72387
 2009-05-25 16:34:44 +00:00
Eli Friedman
fa8df9fa26 Make the PPC backend use a legal type for the operands to the BUILD_VECTOR 
nodes it generates.

llvm-svn: 72356
 2009-05-24 02:03:36 +00:00
Eli Friedman
f4d25bb2b6 Make the X86 backend mark EXTRACT_SUBVECTOR as Expand, at least for the 
moment.

llvm-svn: 72350
 2009-05-23 22:44:52 +00:00
Anton Korobeynikov
1fe3d6d47b Add ARMv7 architecture, Cortex processors and different FPU modes handling. 
llvm-svn: 72337
 2009-05-23 19:51:43 +00:00
Anton Korobeynikov
c16f747585 Emit ARM Build Attributes 
llvm-svn: 72336
 2009-05-23 19:51:20 +00:00
Anton Korobeynikov
34fc85e2ee Propagate CPU string out of SubtargetFeatures 
llvm-svn: 72335
 2009-05-23 19:50:50 +00:00
Eli Friedman
d877b76d14 Make the x86 backend custom-lower UINT_TO_FP and FP_TO_UINT on 32-bit 
systems instead of attempting to promote them to a 64-bit SINT_TO_FP or 
FP_TO_SINT.  This is in preparation for removing the type legalization 
code from LegalizeDAG: once type legalization is gone from LegalizeDAG, 
it won't be able to handle the i64 operand/result correctly.

This isn't quite ideal, but I don't think any other operation for any 
target ends up in this situation, so treating this case specially seems 
reasonable.

llvm-svn: 72324
 2009-05-23 09:59:16 +00:00
Oscar Fuentes
832290edfe CMake: Use libpthread in tblgen when needed. Updated list of source 
files for PIC16 target.

llvm-svn: 72277
 2009-05-22 20:55:15 +00:00
Bob Wilson
372984e7a2 Only 64-bit targets support TImode libcalls. Disable the TImode shift libcalls 
for ARM.  This fixes rdar://6908807.

llvm-svn: 72269
 2009-05-22 17:38:41 +00:00
Sanjiv Gupta
07574e0dfa Emit debug information for globals (which include automatic variables as well because on PIC16 they are emitted as globals by the frontend). 
llvm-svn: 72262
 2009-05-22 13:58:45 +00:00
Bob Wilson
0ac9317588 Minor formatting fixes. 
llvm-svn: 72172
 2009-05-20 16:30:25 +00:00
Evan Cheng
e17c02e328 Try again. Allow call to immediate address for ELF or when in static relocation mode. 
llvm-svn: 72160
 2009-05-20 04:53:57 +00:00
Evan Cheng
8a4887572e Cannot use immediate as call absolute target in PIC mode. 
llvm-svn: 72154
 2009-05-20 01:11:00 +00:00
Bob Wilson
ba6b02b54b Fix pr4227: Handle large immediate values in inline assembly. 
llvm-svn: 72138
 2009-05-19 21:27:57 +00:00
Bob Wilson
5e7a2b4ff8 Follow up on new support for memory operands in ARM inline assembly. 
This fixes pr4233.

llvm-svn: 72115
 2009-05-19 18:33:02 +00:00
Bob Wilson
c6726ecca5 Fix pr4058 and pr4059. Do not split i64 or double arguments between r3 and 
the stack.  Patch by Sandeep Patel.

llvm-svn: 72106
 2009-05-19 10:02:36 +00:00
Bob Wilson
ec676a76e7 Fix pr4091: Add support for "m" constraint in ARM inline assembly. 
llvm-svn: 72105
 2009-05-19 05:53:42 +00:00
Dale Johannesen
b9a41be8b0 Spacing fix. 
llvm-svn: 72083
 2009-05-19 00:46:42 +00:00
Dale Johannesen
a0756109d8 Add OpSize to 16-bit ADC and SBB. 
llvm-svn: 72045
 2009-05-18 21:41:59 +00:00
Bob Wilson
51e9d81e72 Fix pr4202: Disable CodePlacementOpt for ARM. The ARMConstantIslandPass has 
to run last because it needs to know the exact size and position of every
basic block.  Currently CodePlacementOpt is set up to run last.  It might be
worthwhile to investigate reordering these passes, but for now, let's just
make it work.

llvm-svn: 72037
 2009-05-18 20:55:32 +00:00
Dale Johannesen
6efc155312 Fill in the missing patterns for ADC and SBB. 
Some comment cleanup.

llvm-svn: 72022
 2009-05-18 17:44:15 +00:00
Anton Korobeynikov
85accafcba Mark rotl/rotr as expand. This generates pretty ugly code, but this is better than nothing. 
llvm-svn: 71976
 2009-05-17 10:16:28 +00:00
Anton Korobeynikov
8753e89b79 Typo 
llvm-svn: 71975
 2009-05-17 10:15:22 +00:00
Jakob Stoklund Olesen
2a2fc7561b Fix a missing def-flag on a Mips epilogue load. 
llvm-svn: 71935
 2009-05-16 07:26:06 +00:00
Jakob Stoklund Olesen
f416b4b5ce Remember to set def-flag on register loaded from stack slot in CellSPU. 
llvm-svn: 71934
 2009-05-16 07:25:44 +00:00
Mike Stump
a25bd435de Reflow to fit 80-col. 
llvm-svn: 71813
 2009-05-14 23:23:37 +00:00
Mike Stump
cd9198dd91 Reflow to fit 80-col. 
llvm-svn: 71812
 2009-05-14 23:22:47 +00:00
Jim Grosbach
bed3aeff20 Update the names of the exception handling sjlj instrinsics to 
llvm.eh.sjlj.* for better clarity as to their purpose and scope. Add
a description of llvm.eh.sjlj.setjmp to ExceptionHandling.html.
(llvm.eh.sjlj.longjmp documentation coming when that implementation is
added).

llvm-svn: 71758
 2009-05-14 00:46:35 +00:00
Jim Grosbach
024feec42e Spelling correction s/builting/builtin/ and remove trailing whitespace in a few places 
llvm-svn: 71735
 2009-05-13 22:32:43 +00:00
Evan Cheng
9bd08f0cde Run code placement optimization for targets that want it (arm and x86 for now). 
llvm-svn: 71726
 2009-05-13 21:42:09 +00:00
Bill Wendling
e421c8f63d Change MachineInstrBuilder::addReg() to take a flag instead of a list of 
booleans. This gives a better indication of what the "addReg()" is
doing. Remembering what all of those booleans mean isn't easy, especially if you
aren't spending all of your time in that code.

I took Jakob's suggestion and made it illegal to pass in "true" for the
flag. This should hopefully prevent any unintended misuse of this (by reverting
to the old way of using addReg()).

llvm-svn: 71722
 2009-05-13 21:33:08 +00:00
Sanjiv Gupta
ad40927f6a Run through the list of globals once and sectionize all types of globlas includeing declarations. Later emit them from their section lists. 
llvm-svn: 71661
 2009-05-13 15:13:17 +00:00
Dale Johannesen
18cc7c12b7 Add an int64_t variant of abs, for host environments 
without one.  Use it where we were using abs on
int64_t objects.
(I strongly suspect the casts to unsigned in the
fragments in LoopStrengthReduce are not doing whatever
the original intent was, but the obvious change to
uint64_t doesn't work.  Maybe later.)

llvm-svn: 71612
 2009-05-13 00:24:22 +00:00
Jim Grosbach
4bb5e9d1df Add support for GCC compatible builtin setjmp and longjmp intrinsics. This is 
a supporting preliminary patch for GCC-compatible SjLJ exception handling. Note that these intrinsics are not designed to be invoked directly by the user, but
rather used by the front-end as target hooks for exception handling.

llvm-svn: 71610
 2009-05-12 23:59:14 +00:00
Jim Grosbach
4861b683a8 correct register class for tADDspi to GPR since the register will always be SP 
llvm-svn: 71602
 2009-05-12 22:30:18 +00:00
Bill Wendling
a6f172b0f2 More MSVC fixes -- class/struct conflicts. 
llvm-svn: 71601
 2009-05-12 21:55:29 +00:00
Evan Cheng
7f78e63cf3 80 col violations. 
llvm-svn: 71582
 2009-05-12 20:17:52 +00:00
Bob Wilson
5a9381d75f Fix up a few minor typos in comments. 
llvm-svn: 71563
 2009-05-12 17:35:29 +00:00
Bob Wilson
de6e2f9bf0 Fix 80-col violations and remove trailing whitespace. No functional changes. 
llvm-svn: 71562
 2009-05-12 17:09:30 +00:00
Sanjiv Gupta
b1a0a4a7f5 Iterate over globals once and sectionize them into appropriate sections. 
Later in asmprinter, go over thsese sections and print them.
Do not print empty sections.

llvm-svn: 71560
 2009-05-12 17:07:27 +00:00
Sanjiv Gupta
ead0ba2ea0 We do not need to create a label for external defs and decls, 
just emit a comment for readability.

llvm-svn: 71544
 2009-05-12 06:52:41 +00:00
Sanjiv Gupta
e60e9f8c0b Mark mayLoad, mayStore for insns correctly and use them 
to check if an insn is accessing memory during mem sel optimization.

llvm-svn: 71537
 2009-05-12 04:30:38 +00:00
Dan Gohman
d13f674130 Factor the code for collecting IV users out of LSR into an IVUsers class, 
and generalize it so that it can be used by IndVarSimplify. Implement the
base IndVarSimplify transformation code using IVUsers. This removes
TestOrigIVForWrap and associated code, as ScalarEvolution now has enough
builtin overflow detection and folding logic to handle all the same cases,
and more. Run "opt -iv-users -analyze -disable-output" on your favorite
loop for an example of what IVUsers does.

This lets IndVarSimplify eliminate IV casts and compute trip counts in
more cases. Also, this happens to finally fix the remaining testcases
in PR1301.

Now that IndVarSimplify is being more aggressive, it occasionally runs
into the problem where ScalarEvolutionExpander's code for avoiding
duplicate expansions makes it difficult to ensure that all expanded
instructions dominate all the instructions that will use them. As a
temporary measure, IndVarSimplify now uses a FixUsesBeforeDefs function
to fix up instructions inserted by SCEVExpander. Fortunately, this code
is contained, and can be easily removed once a more comprehensive
solution is available.

llvm-svn: 71535
 2009-05-12 02:17:14 +00:00
Evan Cheng
96cd1decc6 Avoid unneeded SIB byte encoding. Patch by Zoltan Varga. 
llvm-svn: 71520
 2009-05-12 00:07:35 +00:00
Jay Foad
2842dd918b Don't #include DerivedTypes.h from TargetData.h. 
llvm-svn: 71468
 2009-05-11 19:38:09 +00:00
Dan Gohman
2060db5db5 Fix two wording errors that Duncan spotted. 
llvm-svn: 71459
 2009-05-11 18:51:16 +00:00
Dan Gohman
361dcef406 LLVM has unaligned loads and stores now. 
llvm-svn: 71449
 2009-05-11 18:06:05 +00:00
Dan Gohman
d365c7a5a3 Upgrade this example to new-style syntax. 
llvm-svn: 71447
 2009-05-11 18:04:52 +00:00
Dan Gohman
0edabc8a6f Convert a subtract into a negate and an add when it helps x86 
address folding.

llvm-svn: 71446
 2009-05-11 18:02:53 +00:00
Chris Lattner
f5f153394d remove some done things: we have nocapture and SROA is smarter. 
llvm-svn: 71443
 2009-05-11 17:41:40 +00:00
Chris Lattner
d50058b0c0 add a note 
llvm-svn: 71442
 2009-05-11 17:36:33 +00:00
Jay Foad
d8149f17c2 Change TargetData::getIntPtrType() to return an IntegerType instead of 
just a Type.

llvm-svn: 71426
 2009-05-11 11:13:47 +00:00
Sanjiv Gupta
264cfd0017 Fix more naming issues. 
compiler libcalls start with .lib. now.
fixed section names.

llvm-svn: 71424
 2009-05-11 08:52:04 +00:00
Sanjiv Gupta
0506627b14 Detect calls to compiler intrinsics and emit an extern declarations 
only for those. These extern declarations to intrinsics are currently 
being emitted at the bottom of generated .s file, which works fine with
gpasm(not sure about MPSAM though).
PIC16 linker generates errors for few cases (function-args/struct_args_5) if you do not include any
extern declarations (even if no intrinsics are being used), but that
needs to be fixed in the linker itself.

llvm-svn: 71423
 2009-05-11 06:01:38 +00:00
Sanjiv Gupta
03acc3e940 Module iterator contains list of filescope functions as well, we don't need to emit and global declarations for them. This was working earlier and was broken during one of the recent commit for PIC16 naming. 
llvm-svn: 71394
 2009-05-10 16:18:39 +00:00
Anton Korobeynikov
02d9c5b905 Add imm-reg and imm-mem patters for cmp on msp430 
(imm is allowed to be source operand, not dest...)

llvm-svn: 71393
 2009-05-10 14:49:00 +00:00
Sanjiv Gupta
07c4b65112 Changed lowering and asmprinter to use ABI Names class called PAN. 
llvm-svn: 71386
 2009-05-10 05:23:47 +00:00
Eli Friedman
69845a85a5 Remove a completed optimization. Add a potential optimization I ran 
into.

llvm-svn: 71352
 2009-05-09 08:40:15 +00:00
Duncan Sands
f7af13b2d4 Rename PaddedSize to AllocSize, in the hope that this 
will make it more obvious what it represents, and stop
it being confused with the StoreSize.

llvm-svn: 71349
 2009-05-09 07:06:46 +00:00
Sanjiv Gupta
65a3fde6a5 Use 16 bit arithmetic while retrieving the address of callee's frame during indirect function calls, and set pclath before every call to retrieve the frame address. 
llvm-svn: 71323
 2009-05-09 05:11:19 +00:00
Evan Cheng
8e26879521 PPC::B and PPC::BCC's target operand may be an immediate. 
llvm-svn: 71282
 2009-05-08 23:09:25 +00:00
Anton Korobeynikov
b3dc881070 Factor out cycle-finder code and make it generic. 
llvm-svn: 71241
 2009-05-08 18:51:58 +00:00
Anton Korobeynikov
5461d8e07d Allow 8 bit select in custom inserter 
llvm-svn: 71239
 2009-05-08 18:51:21 +00:00
Anton Korobeynikov
1be416b310 Expand UREM / SREM into libcalls 
llvm-svn: 71236
 2009-05-08 18:50:41 +00:00
Anton Korobeynikov
8364529d37 Add 8 bit select 
llvm-svn: 71235
 2009-05-08 18:50:26 +00:00
Chris Lattner
7b2dabcac9 Fix PR4152: asm constraint validation happens before dag combine, so we 
need to work a bit to combine things like (x+c1+c2) into x+c3.

llvm-svn: 71232
 2009-05-08 18:23:14 +00:00
Evan Cheng
2a1d20b0fb Optimize code placement in loop to eliminate unconditional branches or move unconditional branch to the outside of the loop. e.g. 
///       A:                                                                                                                                                                 
///       ...                                                                                                                                                                
///       <fallthrough to B>                                                                                                                                                 
///                                                                                                                                                                          
///       B:  --> loop header                                                                                                                                                
///       ...                                                                                                                                                                
///       jcc <cond> C, [exit]                                                                                                                                               
///                                                                                                                                                                          
///       C:                                                                                                                                                                 
///       ...                                                                                                                                                                
///       jmp B                                                                                                                                                              
///                                                                                                                                                                          
/// ==>                                                                                                                                                                      
///                                                                                                                                                                          
///       A:                                                                                                                                                                 
///       ...                                                                                                                                                                
///       jmp B                                                                                                                                                              
///                                                                                                                                                                          
///       C:  --> new loop header                                                                                                                                            
///       ...                                                                                                                                                                
///       <fallthough to B>                                                                                                                                                  
///                                                                                                                                                                          
///       B:                                                                                                                                                                 
///       ...                                                                                                                                                                
///       jcc <cond> C, [exit] 

llvm-svn: 71209
 2009-05-08 06:34:09 +00:00
Nick Lewycky
575cf1d259 Add missing #include for "strlen" which is used inline in this header. Fixes 
build under gcc 4.3.

llvm-svn: 71208
 2009-05-08 06:22:25 +00:00
Sanjiv Gupta
3a905e7586 Moved pic16 naming functions to correct place. 
No functionality change.

llvm-svn: 71207
 2009-05-08 04:50:14 +00:00
Evan Cheng
1109c5103e Eliminate compiler warnings. 
llvm-svn: 71149
 2009-05-07 05:31:56 +00:00
Oscar Fuentes
a06115b0ab CMake: Updated lib/Target/PIC16/CMakeLists.txt. 
llvm-svn: 71115
 2009-05-06 20:40:05 +00:00
Dale Johannesen
b2cf4944c2 Use X86AddrNumOperands instead of magic constant one 
more place.  This fixes a bunch of x86-64 JIT regressions.
(Introduced when the value of the magic constant changed
in 68645.  At the time apparently nobody noticed; failures
were hidden in 70343-70439 by an unrelated bug, so showed
up again as "new" failures in 70440.)

llvm-svn: 71106
 2009-05-06 19:04:30 +00:00
Sanjiv Gupta
cc6f71e64c Emit banksel and movlp instructions. 
Split large global data (both initialized and un-initialized) into multiple sections of <= 80 bytes.
Provide routines to manage PIC16 ABI naming conventions.

llvm-svn: 71073
 2009-05-06 08:02:01 +00:00
Chris Lattner
5cc9a36d1c Add basic support for code generation of 
addrspace(257) -> FS relative on x86.  Patch by Zoltan Varga!

llvm-svn: 70992
 2009-05-05 18:52:19 +00:00
Evan Cheng
138eed76c7 Revert part of 70929 that has to do with determining whether a SIB byte is needed. It causes a lot of x86_64 JIT failures. 
llvm-svn: 70986
 2009-05-05 18:18:57 +00:00
Evan Cheng
95ce4ffb36 Move getInstrOperandRegClass from the scheduler to TargetInstrInfo. 
llvm-svn: 70950
 2009-05-05 00:30:09 +00:00
Evan Cheng
6843d3293b - Avoid the longer SIB encoding on x86_64 when it's not needed. 
- Synchronize instruction length computation code in X86InstrInfo with code in X86CodeEmitter.cpp
Patch by Zoltan Varga.

llvm-svn: 70929
 2009-05-04 22:49:16 +00:00
Dan Gohman
2973567a95 X86FastISel doesn't support the -tailcallopt ABI. 
llvm-svn: 70902
 2009-05-04 19:50:33 +00:00
Anton Korobeynikov
262a397978 Fix code emission for conditional branches. 
Patch by Collin Winter!

llvm-svn: 70898
 2009-05-04 19:10:38 +00:00
Dan Gohman
83dfa97326 Trim unnecessary #includes. 
llvm-svn: 70880
 2009-05-04 17:11:06 +00:00
Anton Korobeynikov
df33e5a803 Handle implicit zext in a better way. Shamelessly stolen from x86 backend. 
Thanks for Dan Gohman for suggestion!

llvm-svn: 70782
 2009-05-03 15:50:18 +00:00
Anton Korobeynikov
46a92ec4d6 Update due to mainline API change 
llvm-svn: 70769
 2009-05-03 13:19:42 +00:00
Anton Korobeynikov
13ed1c4514 Add TODO list :) 
llvm-svn: 70768
 2009-05-03 13:19:24 +00:00
Anton Korobeynikov
8988fea464 Make handling of conditional stuff much more straightforward 
llvm-svn: 70767
 2009-05-03 13:19:09 +00:00
Anton Korobeynikov
d8c42b2dee Temporary disable imm patterns for cmp. Actually, all cmp-related stuff (select_cc, setcc, br_cc). needs to be rethought 
llvm-svn: 70766
 2009-05-03 13:18:50 +00:00
Anton Korobeynikov
e6c8cc6c51 Expand divisions into libcalls 
llvm-svn: 70765
 2009-05-03 13:18:33 +00:00
Anton Korobeynikov
54bbd77498 Custom lower SIGN_EXTEND 
llvm-svn: 70763
 2009-05-03 13:17:49 +00:00
Anton Korobeynikov
9103796e69 Some eye-candy 
llvm-svn: 70762
 2009-05-03 13:17:31 +00:00
Anton Korobeynikov
c0ea294fb9 Print function header / footer 
llvm-svn: 70761
 2009-05-03 13:17:11 +00:00
Anton Korobeynikov
f4b4812c83 Fix printing: je => jeq 
llvm-svn: 70760
 2009-05-03 13:16:54 +00:00
Anton Korobeynikov
4b5232c990 Add 8bit shifts 
llvm-svn: 70759
 2009-05-03 13:16:37 +00:00
Anton Korobeynikov
d0e3939bdf Handle logical shift right (at least I hope so :) ) 
llvm-svn: 70758
 2009-05-03 13:16:17 +00:00
Anton Korobeynikov
7dd27f2e41 Handle anyext 
llvm-svn: 70757
 2009-05-03 13:15:57 +00:00
Anton Korobeynikov
baf9278166 Expand all sorts of indirect branches 
llvm-svn: 70755
 2009-05-03 13:15:40 +00:00
Anton Korobeynikov
806b8efb5e Add InsertBranch() hook for tail mergeing 
llvm-svn: 70754
 2009-05-03 13:15:22 +00:00
Anton Korobeynikov
b97b120cf9 Implement bswap 
llvm-svn: 70753
 2009-05-03 13:15:03 +00:00
Anton Korobeynikov
cebc97d79c Properly handle ExternalSymbol's 
llvm-svn: 70752
 2009-05-03 13:14:46 +00:00
Anton Korobeynikov
9b84c6b633 Expand muls (all mulls!) to libcalls for now 
llvm-svn: 70751
 2009-05-03 13:14:25 +00:00
Anton Korobeynikov
80d0bdc789 Provide addc and subc 
llvm-svn: 70748
 2009-05-03 13:13:34 +00:00
Anton Korobeynikov
1f80bde7ad Add left shift 
llvm-svn: 70747
 2009-05-03 13:13:17 +00:00
Anton Korobeynikov
d9b4143e47 Add direct branch 
llvm-svn: 70746
 2009-05-03 13:12:58 +00:00
Anton Korobeynikov
c5a13f6a3f It's error-prone to maintain two separate variants of asmprinting stuff, one of which is even used. Drop second (aka 'intel') variant of operands. It can be added later, if needed. 
llvm-svn: 70745
 2009-05-03 13:12:37 +00:00
Anton Korobeynikov
f7943f8df6 Lower select with custom inserted and make condjumps generic 
llvm-svn: 70744
 2009-05-03 13:12:23 +00:00
Anton Korobeynikov
d55d6586ae Add first draft for conditions, conditional branches, etc 
llvm-svn: 70743
 2009-05-03 13:12:06 +00:00
Anton Korobeynikov
2b8085a3f5 Hanle i8 returns 
llvm-svn: 70742
 2009-05-03 13:11:48 +00:00
Anton Korobeynikov
67b1a5c20b Small tweaking 
llvm-svn: 70741
 2009-05-03 13:11:35 +00:00
Anton Korobeynikov
c428224a89 Add prologue/epilogue emission. Fix frame pointer handling. 
llvm-svn: 70740
 2009-05-03 13:11:20 +00:00
Anton Korobeynikov
10d199fa80 Add code for save/restore of callee-saved registers 
llvm-svn: 70739
 2009-05-03 13:11:04 +00:00
Anton Korobeynikov
6a63537ff0 Two more hooks for RA and FP registers 
llvm-svn: 70738
 2009-05-03 13:10:40 +00:00
Anton Korobeynikov
06d645c199 Proper handle loading of effective address of stack slot stuff 
llvm-svn: 70737
 2009-05-03 13:10:26 +00:00
Anton Korobeynikov
88cc152a78 Match frame indexes 
llvm-svn: 70736
 2009-05-03 13:10:11 +00:00
Anton Korobeynikov
e7639579a3 First draft of stack slot loads / stores lowering 
llvm-svn: 70735
 2009-05-03 13:09:57 +00:00
Anton Korobeynikov
1f9d4dc64d Reverse order of memory arguments 
llvm-svn: 70734
 2009-05-03 13:09:40 +00:00
Anton Korobeynikov
f3fadcbbda Remove bogus pattern 
llvm-svn: 70733
 2009-05-03 13:09:24 +00:00
Anton Korobeynikov
47c1450013 Correct asmprinting of memory operands 
llvm-svn: 70732
 2009-05-03 13:09:10 +00:00
Anton Korobeynikov
eea3a58bbf Match wrapper node for address 
llvm-svn: 70731
 2009-05-03 13:08:51 +00:00
Anton Korobeynikov
cd06be1d13 Add lowering for global address nodes. Not pretty efficient though. 
llvm-svn: 70730
 2009-05-03 13:08:33 +00:00
Anton Korobeynikov
e02a674ee0 Some early full call lowering draft for direct calls 
llvm-svn: 70729
 2009-05-03 13:08:13 +00:00
Anton Korobeynikov
b396742d02 Add call frame setup instruction elimination and lowerid for bunch of call-related stuff. 
llvm-svn: 70728
 2009-05-03 13:07:54 +00:00
Anton Korobeynikov
4fa710b300 Add CALL lowering. 
llvm-svn: 70727
 2009-05-03 13:07:31 +00:00
Anton Korobeynikov
582d2a335b Add bunch of mem-whatever patterns 
llvm-svn: 70726
 2009-05-03 13:07:10 +00:00
Anton Korobeynikov
d14ee9eeae Add bunch of reg-mem inst patterns 
llvm-svn: 70725
 2009-05-03 13:06:46 +00:00
Anton Korobeynikov
7b7a743ea8 Add normal and trunc stores 
llvm-svn: 70724
 2009-05-03 13:06:26 +00:00
Anton Korobeynikov
91359dcc3b Basic support for mem=>reg moves 
llvm-svn: 70723
 2009-05-03 13:06:03 +00:00
Anton Korobeynikov
83122b7ef0 Add 8-bit insts. zext behaviour is not modelled yet 
llvm-svn: 70722
 2009-05-03 13:05:42 +00:00
Anton Korobeynikov
1c0af22261 Add 8-bit regclass and pattern for sext_inreg 
llvm-svn: 70721
 2009-05-03 13:05:22 +00:00
Anton Korobeynikov
d74b7ab46d Add pattern for OR 
llvm-svn: 70720
 2009-05-03 13:05:00 +00:00
Anton Korobeynikov
aff90ae4f2 Add reg-imm variants 
llvm-svn: 70719
 2009-05-03 13:04:41 +00:00
Anton Korobeynikov
ff4332fcde Add hint to nop 
llvm-svn: 70718
 2009-05-03 13:04:23 +00:00
Anton Korobeynikov
a46b46fa46 Add more instructions 
llvm-svn: 70717
 2009-05-03 13:04:06 +00:00
Anton Korobeynikov
1921caf185 Cleanup 
llvm-svn: 70716
 2009-05-03 13:03:50 +00:00
Anton Korobeynikov
262c4b9ff9 Add dummy lowering for shifts 
llvm-svn: 70715
 2009-05-03 13:03:33 +00:00
Anton Korobeynikov
f21d1d0d2c We don't have any div at all - thus mark it as expensive 
llvm-svn: 70714
 2009-05-03 13:03:14 +00:00
Anton Korobeynikov
df71fb8a3a We're not going to spend 100% of time in interrupts, do we? :) 
llvm-svn: 70713
 2009-05-03 13:02:57 +00:00
Anton Korobeynikov
627e169e8e Add simple reg-reg add. 
llvm-svn: 70712
 2009-05-03 13:02:39 +00:00
Anton Korobeynikov
be8018ff1d gas uses lower letter for register names 
llvm-svn: 70711
 2009-05-03 13:02:22 +00:00
Anton Korobeynikov
e9e0353b21 Add code enough for emission of reg-reg and reg-imm moves. This allows us to compile "ret i16 0" properly! 
llvm-svn: 70710
 2009-05-03 13:02:04 +00:00
Anton Korobeynikov
8b763cb6ec Add function body printing routine 
llvm-svn: 70709
 2009-05-03 13:01:41 +00:00
Anton Korobeynikov
5f8e2ee553 Add 'msp430' target triple recognizer 
llvm-svn: 70708
 2009-05-03 13:01:23 +00:00
Anton Korobeynikov
f5317831da Make emit{Prologue,Epilogue}() noop for now 
llvm-svn: 70707
 2009-05-03 13:01:04 +00:00
Anton Korobeynikov
57d55e96cd Add callee-saved regs & reg classes getter hooks 
llvm-svn: 70706
 2009-05-03 13:00:46 +00:00
Anton Korobeynikov
70dbb3eb2f Add simple FP indicator for given function hook 
llvm-svn: 70705
 2009-05-03 13:00:28 +00:00
Anton Korobeynikov
4c91b3a6f2 Provide set of reserved registers 
llvm-svn: 70704
 2009-05-03 13:00:11 +00:00
Anton Korobeynikov
ebab62b827 Add proper ISD::RET lowering 
llvm-svn: 70703
 2009-05-03 12:59:50 +00:00
Anton Korobeynikov
e74a06c068 Add first draft of MSP430 calling convention stuff and draft of ISD::FORMAL_ARGUMENTS node lowering. 
llvm-svn: 70702
 2009-05-03 12:59:33 +00:00
Anton Korobeynikov
b85740bf76 Fix register names, fix register allocation order, handle frame pointer. 
llvm-svn: 70701
 2009-05-03 12:59:16 +00:00
Anton Korobeynikov
5af68b43bc Clearify the usage and add some debug stuff 
llvm-svn: 70700
 2009-05-03 12:58:58 +00:00
Anton Korobeynikov
840e251a16 Cleanup 
llvm-svn: 70699
 2009-05-03 12:58:40 +00:00
Anton Korobeynikov
372921c7be Add cmake script. No idea whether it works or not :) 
llvm-svn: 70698
 2009-05-03 12:58:22 +00:00
Anton Korobeynikov
0eec6e6c0a Add a note 
llvm-svn: 70697
 2009-05-03 12:58:05 +00:00
Anton Korobeynikov
be51fd1388 Typo 
llvm-svn: 70695
 2009-05-03 12:57:47 +00:00
Anton Korobeynikov
d49e584da5 Dummy MSP430 backend 
llvm-svn: 70694
 2009-05-03 12:57:15 +00:00
Chris Lattner
c6d561ed27 'The attached patch fixes an issue where llc -march=cpp fails with 
"Invalid primitive type" on input containing the x86_fp80 type.'
Patch by Collin Winter!

llvm-svn: 70610
 2009-05-01 23:54:26 +00:00
Argyrios Kyrtzidis
123a0fb56f Fix compilation for some targets other than x86. 
llvm-svn: 70522
 2009-04-30 23:50:26 +00:00
Argyrios Kyrtzidis
9956976b76 Make DebugLoc independent of DwarfWriter. 
-Replace DebugLocTuple's Source ID with CompileUnit's GlobalVariable*
-Remove DwarfWriter::getOrCreateSourceID
-Make necessary changes for the above (fix callsites, etc.)

llvm-svn: 70520
 2009-04-30 23:22:31 +00:00
Jakob Stoklund Olesen
bcb5d651a3 getCommonSubClass() - Calculate the largest common sub-class of two register 
classes.

This is implemented as a function rather than a method on TargetRegisterClass
because it is symmetric in its arguments.

llvm-svn: 70512
 2009-04-30 21:23:32 +00:00
Dan Gohman
8a0e27efb2 Set mayLoad on MOVZX32_NOREXrm8 too. 
llvm-svn: 70466
 2009-04-30 03:11:48 +00:00
Evan Cheng
b7d41a6680 Mark MOV8mr_NOREX and MOV8rm_NOREX as mayStore / mayLoad respectively. 
llvm-svn: 70461
 2009-04-30 00:58:57 +00:00
Chris Lattner
25991c4e7d remove progname which is never set. PR4085 
llvm-svn: 70453
 2009-04-30 00:24:33 +00:00
Bill Wendling
40a162f75f Instead of passing in an unsigned value for the optimization level, use an enum, 
which better identifies what the optimization is doing. And is more flexible for
future uses.

llvm-svn: 70440
 2009-04-29 23:29:43 +00:00
Nate Begeman
b407809122 Fix infinite recursion in the C++ code which handles movddup by making it unnecessary. 
llvm-svn: 70425
 2009-04-29 22:47:44 +00:00
Nate Begeman
414534b3eb Implement review feedback for vector shuffle work. 
llvm-svn: 70372
 2009-04-29 05:20:52 +00:00
Sanjiv Gupta
b1c777e865 Add a public method called getAddressSpace() to the GlobalAddressSDNode. 
llvm-svn: 70366
 2009-04-29 04:43:24 +00:00
Bill Wendling
7546bed590 Second attempt: 
Massive check in. This changes the "-fast" flag to "-O#" in llc. If you want to
use the old behavior, the flag is -O0. This change allows for finer-grained
control over which optimizations are run at different -O levels.

Most of this work was pretty mechanical. The majority of the fixes came from
verifying that a "fast" variable wasn't used anymore. The JIT still uses a
"Fast" flag. I'll change the JIT with a follow-up patch.

llvm-svn: 70343
 2009-04-29 00:15:41 +00:00
Anton Korobeynikov
1799ac4b55 Properly print 'P' modifier on inline asm memory operands. 
This should fix PR3379 and PR4064.
Patch inspired by Edwin Török!

llvm-svn: 70328
 2009-04-28 21:49:33 +00:00