RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 16:02:52 +01:00
Code Issues Projects Releases Wiki Activity
75,833 Commits 4 Branches 5 Tags 704 MiB
a2833ff7e0
Commit Graph

1 Commits

Author SHA1 Message Date
Jim Grosbach
210c7054ac ARM Assembly syntax support for arithmetic implied dest operand. 
When the destination operand is the same as the first source register
operand for arithmetic instructions, the destination operand may be omitted.

For example, the following two instructions are equivalent:
  sub r2, r2, #6
  sub r2, #6

rdar://9682597

llvm-svn: 133925
 2011-06-27 19:09:15 +00:00