RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity
103,860 Commits 4 Branches 5 Tags 704 MiB
a40a842933
Commit Graph

11 Commits

Author SHA1 Message Date
Eric Christopher
4f2a6bde49 Avoid using subtarget features when adding X86 specific passes to 
the pass pipeline.

llvm-svn: 209382
 2014-05-22 01:46:02 +00:00
Eric Christopher
10f36a1ddf Remove extra local variable. 
llvm-svn: 209381
 2014-05-22 01:45:59 +00:00
Alexey Volkov
9a03018603 [X86] Tune LEA usage for Silvermont 
According to Intel Software Optimization Manual on Silvermont in some cases LEA
is better to be replaced with ADD instructions:
"The rule of thumb for ADDs and LEAs is that it is justified to use LEA
with a valid index and/or displacement for non-destructive destination purposes
(especially useful for stack offset cases), or to use a SCALE.
Otherwise, ADD(s) are preferable."

Differential Revision: http://reviews.llvm.org/D3826

llvm-svn: 209198
 2014-05-20 08:55:50 +00:00
Craig Topper
6d411cb95a [C++] Use 'nullptr'. Target edition. 
llvm-svn: 207197
 2014-04-25 05:30:21 +00:00
Chandler Carruth
ae889a5f85 [Modules] Fix potential ODR violations by sinking the DEBUG_TYPE 
definition below all of the header #include lines, lib/Target/...
edition.

llvm-svn: 206842
 2014-04-22 02:41:26 +00:00
Craig Topper
465f748cb7 [C++11] Add 'override' keyword to virtual methods that override their base class. 
llvm-svn: 203378
 2014-03-09 07:44:38 +00:00
Preston Gurd
182f111d29 Forgot to add a break statement. 
llvm-svn: 191715
 2013-09-30 23:51:22 +00:00
Preston Gurd
a352cdea56 The X86FixupLEAs pass for Intel Atom must not call convertToThreeAddress 
on ADD16rr opcodes, if src1 != src, since that would cause 
convertToThreeAddress to try to create a virtual register. This is not
permitted after register allocation, which is when the X86FixupLEAs pass
runs.

This patch fixes PR16785.

llvm-svn: 191711
 2013-09-30 23:18:42 +00:00
Bill Wendling
08d9887c0e Don't cache the instruction and register info from the TargetMachine, because 
the internals of TargetMachine could change.

No functionality change intended.

llvm-svn: 183571
 2013-06-07 21:00:34 +00:00
Preston Gurd
f91db4a8a0 Make function documentation conform to llvm standards. 
Expunge all remaining traces and use of live variable information.

llvm-svn: 180577
 2013-04-25 21:31:33 +00:00
Preston Gurd
0547d81fdb This patch adds the X86FixupLEAs pass, which will reduce instruction 
latency for certain models of the Intel Atom family, by converting
instructions into their equivalent LEA instructions, when it is both
useful and possible to do so.

llvm-svn: 180573
 2013-04-25 20:29:37 +00:00