RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 07:22:55 +01:00
Code Issues Projects Releases Wiki Activity
26,896 Commits 4 Branches 5 Tags 704 MiB
a515f322f3
Commit Graph

188 Commits

Author SHA1 Message Date
Vikram S. Adve
4955d04e5a Added class MachineCodeForMethod to provide method-level information 
about the generated native code (e.g., frame layout information).

llvm-svn: 952
 2001-10-22 13:57:39 +00:00
Ruchira Sasanka
5362db6250 Added code to Initialize (MachineOperand) to initialize regNum to -1 -- Ruchira 
llvm-svn: 919
 2001-10-19 18:17:49 +00:00
Ruchira Sasanka
6be2863ed7 added initializing regNum to -1 in both constructors of MachineOperand 
llvm-svn: 851
 2001-10-16 16:36:34 +00:00
Ruchira Sasanka
54051b75a7 fixed a coalscing bug 
llvm-svn: 828
 2001-10-15 16:22:44 +00:00
Chris Lattner
d4a327ff93 Dang, I screwed up the merge. This should be better 
llvm-svn: 785
 2001-10-13 07:18:40 +00:00
Chris Lattner
a4d1133109 Clean up initializers for GCC 2.96 
llvm-svn: 747
 2001-10-13 06:30:10 +00:00
Vikram S. Adve
cc2f052087 Record implicitRefs for each machine instruction instead of 
each VM instruction.

llvm-svn: 725
 2001-10-11 04:23:19 +00:00
Vikram S. Adve
392ad31850 Moved code generation support routines to InstrSelectionSupport.{h,cpp}. 
llvm-svn: 718
 2001-10-10 20:50:20 +00:00
Chris Lattner
43781f1f96 Add support for new style casts 
llvm-svn: 694
 2001-10-01 16:18:37 +00:00
Vikram S. Adve
a491a05515 Add vector `implicitUses' to class MachineCodeForVMInstr to hold values 
that are used by the VM instruction but not explicit operands of the
m/c instruction.

llvm-svn: 684
 2001-10-01 00:18:12 +00:00
Ruchira Sasanka
70506bf77c --added methods to operand class to set/get registers after register allocation 
llvm-svn: 633
 2001-09-18 22:54:47 +00:00
Vikram S. Adve
24f80f0837 Minor fixes: renamed target machine files; fold sched info into TargetMachine. 
llvm-svn: 603
 2001-09-18 12:41:43 +00:00
Ruchira Sasanka
f8c425fc43 added a method to get reg num after register allocation 
llvm-svn: 596
 2001-09-15 21:11:48 +00:00
Ruchira Sasanka
c6fb737c19 -modified machine operand class - took regNum out of union to set regNum after 
retister allocation.

llvm-svn: 594
 2001-09-15 20:16:41 +00:00
Ruchira Sasanka
e0cf66f325 --reg alloc code added 
llvm-svn: 587
 2001-09-15 00:33:26 +00:00
Chris Lattner
d6a98c11bc Chris seems fond of #include <vector>. Fix these. Also convert use list in 
Value to a vector instead of a list.

Move SchedGraph.h & SchedPriorities.h into lib/CodeGen/InstrScheduling

llvm-svn: 572
 2001-09-14 16:56:32 +00:00
Chris Lattner
a0a3946882 Make a new llvm/Target #include directory. 
Move files from lib/CodeGen/TargetMachine to lib/Target
Move TargetData.h and TargetMachine.h to Target/{Data.h|Machine.h}
Prepare to split TargetMachine.h into several smaller files

llvm-svn: 566
 2001-09-14 05:34:53 +00:00
Chris Lattner
fc53415334 Update assertion to allow extra case 
llvm-svn: 532
 2001-09-10 20:02:12 +00:00
Chris Lattner
2e74f6ba1f Fix build breakage. :( 
llvm-svn: 511
 2001-09-09 19:52:23 +00:00
Ruchira Sasanka
3d7313423c *** empty log message *** 
llvm-svn: 507
 2001-09-08 17:23:06 +00:00
Ruchira Sasanka
5f9e5b6bc7 *** empty log message *** 
llvm-svn: 506
 2001-09-08 14:32:00 +00:00
Ruchira Sasanka
4f3751ecdd Committed for compliation. Not yet final. 
--Ruchira

llvm-svn: 505
 2001-09-08 14:22:50 +00:00
Vikram S. Adve
62a903416c Added function MachineInstr::operandIsDefined(i) and decl for 
function PrintMachineInstructions.

llvm-svn: 399
 2001-08-28 23:11:46 +00:00
Ruchira Sasanka
8078a494fc Corrected the compilation error by making the ValOperator class a friend of 
MachineOperand class - Ruchira

llvm-svn: 358
 2001-08-13 16:54:48 +00:00
Vikram S. Adve
bd05af6e92 Can't use ref to stack value! 
llvm-svn: 354
 2001-08-09 20:14:22 +00:00
Vikram S. Adve
5f9e728807 Needed old conditions as well as new in skipToNextVal()! 
llvm-svn: 353
 2001-08-09 19:18:33 +00:00
Vikram S. Adve
36a0da1ec3 Bug fix in ValOpIterator: not moving past operand with NULL Value. 
llvm-svn: 352
 2001-08-08 00:15:42 +00:00
Ruchira Sasanka
a6cea3a426 *** empty log message *** 
llvm-svn: 351
 2001-08-07 21:01:23 +00:00
Ruchira Sasanka
66e8472995 Added isDef field to MachineOperand class - Ruchira 
llvm-svn: 349
 2001-08-07 20:14:30 +00:00
Vikram S. Adve
46dd49a011 Allow machine instructions with variable numbers of arguments. 
This is used only by Phi for now.

llvm-svn: 336
 2001-07-31 21:49:28 +00:00
Vikram S. Adve
5e19e64a94 Added class MachineCodeForBasicBlock. 
llvm-svn: 332
 2001-07-30 18:49:07 +00:00
Vikram S. Adve
a6bcc3a47e Eliminate separate enum for operand register type. 
Use union for alternative data for different operand types.
Add iterator over Value* operands in a MachineInstr.

llvm-svn: 307
 2001-07-28 04:06:37 +00:00
Chris Lattner
a601339af2 Eliminated the Unique class in favor of NonCopyable and NonCopyableV 
llvm-svn: 280
 2001-07-23 18:26:21 +00:00
Chris Lattner
ff6c44f04f Moved inline/llvm/Tools/* to include/llvm/Support/* 
llvm-svn: 279
 2001-07-23 17:46:59 +00:00
Chris Lattner
cbe9215a10 Nonpolymorphic class, doesn't need a virtual dtor! 
llvm-svn: 276
 2001-07-23 03:57:05 +00:00
Chris Lattner
9329758c8c Eliminate lots of unnecessary #includes and forward decls 
there are probably more to kill

llvm-svn: 261
 2001-07-21 23:24:48 +00:00
Chris Lattner
f1a2e3b6bb Renamed include/llvm/Codegen to include/llvm/CodeGen 
llvm-svn: 253
 2001-07-21 20:58:30 +00:00
Vikram S. Adve
8d5ecffc9a Header files for the target architecture description and for instruction 
selection, and instances of these for the SPARC.

llvm-svn: 226
 2001-07-21 12:39:03 +00:00