RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-25 22:12:57 +02:00
Code Issues Projects Releases Wiki Activity
142,146 Commits 4 Branches 5 Tags 704 MiB
ab64e55c57
Commit Graph

2 Commits

Author SHA1 Message Date
James Molloy
304e02670c [ARM] Replace ARMISD::RBIT with ISD::BITREVERSE 
ISD::BITREVERSE matches "rbit" completely, so remove ARMISD::RBIT and mark ISD::BITREVERSE as legal, adding a test for lowering.

llvm-svn: 253047
 2015-11-13 16:05:22 +00:00
Yi Kong
57329b1cc2 ARM: Fix codegen for rbit intrinsic 
LLVM generates illegal `rbit r0, #352` instruction for rbit intrinsic.
According to ARM ARM, rbit only takes register as argument, not immediate.
The correct instruction should be rbit <Rd>, <Rm>.

The bug was originally introduced in r211057.

Differential Revision: http://reviews.llvm.org/D4980

llvm-svn: 216064
 2014-08-20 10:40:20 +00:00