RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 22:42:46 +02:00
Code Issues Projects Releases Wiki Activity
110,133 Commits 4 Branches 5 Tags 704 MiB
dc3f8f7176
Commit Graph

2 Commits

Author SHA1 Message Date
Charlie Turner
dc3f8f7176 Fix wrong encoding of MRSBanked. 
Patch by Matthew Wahab.

Change-Id: Ia2a001ca2760028ea360fe77b56f203a219eefbc
llvm-svn: 222920
 2014-11-28 15:01:06 +00:00
Tim Northover
8fa460890b ARM: implement MRS/MSR (banked reg) system instructions. 
These are system-only instructions for CPUs with virtualization
extensions, allowing a hypervisor easy access to all of the various
different AArch32 registers.

rdar://problem/17861345

llvm-svn: 215700
 2014-08-15 10:47:12 +00:00