RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-26 22:42:46 +02:00
Code Issues Projects Releases Wiki Activity
59,873 Commits 4 Branches 5 Tags 704 MiB
e8387b1250
Commit Graph

1636 Commits

Author SHA1 Message Date
Anton Korobeynikov
e325c693a5 Make processor FUs unique for given itinerary. This extends the limit of 32 
FU per CPU arch to 32 per intinerary allowing precise modelling of quite
complex pipelines in the future.

llvm-svn: 101754
 2010-04-18 20:31:01 +00:00
Dan Gohman
a0f855157e Use const qualifiers with TargetLowering. This eliminates several 
const_casts, and it reinforces the design of the Target classes being
immutable.

SelectionDAGISel::IsLegalToFold is now a static member function, because
PIC16 uses it in an unconventional way. There is more room for API
cleanup here.

And PIC16's AsmPrinter no longer uses TargetLowering.

llvm-svn: 101635
 2010-04-17 15:26:15 +00:00
Evan Cheng
6442d111dd More work to allow dag combiner to promote 16-bit ops to 32-bit. 
llvm-svn: 101621
 2010-04-17 06:13:15 +00:00
Dan Gohman
b03b56ff82 Add a getSelectionDAGInfo member to TargetMachine. 
llvm-svn: 101567
 2010-04-16 23:09:10 +00:00
Dan Gohman
b3afc2a215 Create a new TargetSelectionDAGInfo class. This will eventually acquire 
SelectionDAG-specific parts of TargetLowering.

llvm-svn: 101537
 2010-04-16 21:12:11 +00:00
Dan Gohman
1119e6060b Eliminate an unnecessary SelectionDAG dependency in getOptimalMemOpType. 
llvm-svn: 101531
 2010-04-16 20:11:05 +00:00
Dan Gohman
56bc819d8e Fix this code to avoid implicit assumptions about the length of the array. 
llvm-svn: 101530
 2010-04-16 20:08:45 +00:00
Evan Cheng
d143bfe0a4 Adding support for dag combiner to promote operations for profit. This requires target specific queries. For example, x86 should promote i16 to i32 when it does not impact load folding. 
x86 support is off by default. It can be enabled with -promote-16bit.

Work in progress.

llvm-svn: 101448
 2010-04-16 06:14:10 +00:00
Dan Gohman
0e0b8cf9fd Add const qualifiers to CodeGen's use of LLVM IR constructs. 
llvm-svn: 101334
 2010-04-15 01:51:59 +00:00
Dan Gohman
c64d1d02a3 Factor out EH landing pad code into a separate function, and constify 
a bunch of stuff to support it.

llvm-svn: 101273
 2010-04-14 19:53:31 +00:00
Chris Lattner
dabcd9738c add llvm codegen support for -ffunction-sections and -fdata-sections, 
patch by Sylvere Teissier!

llvm-svn: 101106
 2010-04-13 00:36:43 +00:00
Evan Cheng
3fa0b6fb03 Avoid using f64 to lower memcpy from constant string. It's cheaper to use i32 store of immediates. 
llvm-svn: 100751
 2010-04-08 07:37:57 +00:00
Evan Cheng
176d2886e8 Fix typo. 
llvm-svn: 100726
 2010-04-07 23:51:38 +00:00
Anton Korobeynikov
e5c1563130 Remove late ARM codegen optimization pass committed by accident. 
It is not ready for public yet.

llvm-svn: 100673
 2010-04-07 18:23:27 +00:00
Anton Korobeynikov
0401f43ddc Since tblgen bug was fixed (thanks Jakob!) we don't need InstrStage2 hack anymore. 
llvm-svn: 100667
 2010-04-07 18:21:41 +00:00
Anton Korobeynikov
b68aa8b5ab Make use of new reserved/required scheduling stuff: introduce VFP and NEON locks to model domain cross stalls precisly. 
llvm-svn: 100646
 2010-04-07 18:19:40 +00:00
Anton Korobeynikov
f93145e685 Initial support for different kinds of FU reservation. 
llvm-svn: 100645
 2010-04-07 18:19:32 +00:00
Anton Korobeynikov
d873a16430 Add hook to insert late LLVM=>LLVM passes just before isel 
llvm-svn: 100640
 2010-04-07 18:18:42 +00:00
Chris Lattner
6f3c3f60ce unthread MMI from FastISel 
llvm-svn: 100416
 2010-04-05 06:05:26 +00:00
Chris Lattner
248e65ec05 trim some spurious references to DwarfWriter. SDIsel really doesn't 
need it anymore, so don't addRequire it.

llvm-svn: 100400
 2010-04-05 04:09:20 +00:00
Jakob Stoklund Olesen
4c043c50fd Replace TSFlagsFields and TSFlagsShifts with a simpler TSFlags field. 
When a target instruction wants to set target-specific flags, it should simply
set bits in the TSFlags bit vector defined in the Instruction TableGen class.

This works well because TableGen resolves member references late:

class I : Instruction {
  AddrMode AM = AddrModeNone;
  let TSFlags{3-0} = AM.Value;
}

let AM = AddrMode4 in
def ADD : I;

TSFlags gets the expected bits from AddrMode4 in this example.

llvm-svn: 100384
 2010-04-05 03:10:20 +00:00
Chris Lattner
1fda8b3a8b fastisel doesn't need DwarfWriter, remove some tendricles. 
llvm-svn: 100381
 2010-04-05 02:19:28 +00:00
Chris Lattner
3eaaa7bb6c Momentous day: remove the "O" member from AsmPrinter. Now all 
"asm printering" happens through MCStreamer.  This also 
Streamerizes PIC16 debug info, which escaped my attention.

This removes a leak from LLVMTargetMachine of the 'legacy'
output stream.

llvm-svn: 100327
 2010-04-04 08:18:47 +00:00
Chris Lattner
8fb6be1886 fix an ugly wart in the MCInstPrinter api where the 
raw_ostream to print an instruction to had to be specified
at MCInstPrinter construction time instead of being able
to pick at each call to printInstruction.

llvm-svn: 100307
 2010-04-04 05:04:31 +00:00
Mon P Wang
484bbe6aa9 Reapply address space patch after fixing an issue in MemCopyOptimizer. 
Added support for address spaces and added a isVolatile field to memcpy, memmove, and memset,
e.g., llvm.memcpy.i32(i8*, i8*, i32, i32) -> llvm.memcpy.p0i8.p0i8.i32(i8*, i8*, i32, i32, i1)

llvm-svn: 100304
 2010-04-04 03:10:48 +00:00
Evan Cheng
5d825988d0 Correctly lower memset / memcpy of undef. It should be a nop. PR6767. 
llvm-svn: 100208
 2010-04-02 19:36:14 +00:00
Mon P Wang
0ccf050ca3 Revert r100191 since it breaks objc in clang 
llvm-svn: 100199
 2010-04-02 18:43:02 +00:00
Mon P Wang
a01350755e Reapply address space patch after fixing an issue in MemCopyOptimizer. 
Added support for address spaces and added a isVolatile field to memcpy, memmove, and memset,
e.g., llvm.memcpy.i32(i8*, i8*, i32, i32) -> llvm.memcpy.p0i8.p0i8.i32(i8*, i8*, i32, i32, i1)

llvm-svn: 100191
 2010-04-02 18:04:15 +00:00
Evan Cheng
dc26010cc1 Add comments about DstAlign and SrcAlign. 
llvm-svn: 100132
 2010-04-01 20:10:42 +00:00
Evan Cheng
8728924812 - Avoid using floating point stores to implement memset unless the value is zero. 
- Do not try to infer GV alignment unless its type is sized. It's not possible to infer alignment if it has opaque type.

llvm-svn: 100118
 2010-04-01 18:19:11 +00:00
Evan Cheng
562bb43207 Fix sdisel memcpy, memset, memmove lowering: 
1. Makes it possible to lower with floating point loads and stores.
2. Avoid unaligned loads / stores unless it's fast.
3. Fix some memcpy lowering logic bug related to when to optimize a
   load from constant string into a constant.
4. Adjust x86 memcpy lowering threshold to make it more sane.
5. Fix x86 target hook so it uses vector and floating point memory
   ops more effectively.
rdar://7774704

llvm-svn: 100090
 2010-04-01 06:04:33 +00:00
Bob Wilson
aae933cc81 Revert Mon Ping's change 99928, since it broke all the llvm-gcc buildbots. 
llvm-svn: 99948
 2010-03-30 22:27:04 +00:00
Mon P Wang
9351ea594a Added support for address spaces and added a isVolatile field to memcpy, memmove, and memset, 
e.g., llvm.memcpy.i32(i8*, i8*, i32, i32) -> llvm.memcpy.p0i8.p0i8.i32(i8*, i8*, i32, i32, i1)
A update of langref will occur in a subsequent checkin.

llvm-svn: 99928
 2010-03-30 20:55:56 +00:00
Chris Lattner
5ad69fe4b6 finally remove the immAllOnesV_bc/immAllZerosV_bc patterns 
and those derived from them.  These are obnoxious because
they were written as: PatLeaf<(bitconvert).  Not having an
argument was foiling adding better type checking for operand
count matching up with what was required (in this case,
bitconvert always requires an operand!)

llvm-svn: 99759
 2010-03-28 08:43:23 +00:00
Chris Lattner
34f0260096 add some node definitions. 
llvm-svn: 99745
 2010-03-28 06:16:41 +00:00
Chris Lattner
d2dd416772 remove parallel support. 
llvm-svn: 99703
 2010-03-27 02:53:27 +00:00
Eric Christopher
9553ce57e1 Fix unused parameter warning. 
llvm-svn: 99463
 2010-03-25 00:59:51 +00:00
Dan Gohman
8493042e4d Docuemntation corrections from John Myers. 
llvm-svn: 99454
 2010-03-25 00:03:04 +00:00
Chris Lattner
9c0c6dccfd add a convenient TargetInstrDesc::getNumImplicitUses/Defs method. 
llvm-svn: 99446
 2010-03-24 23:07:47 +00:00
Dan Gohman
56a90ff2a1 Remove the ConvertActions table and associated code, which is unused. 
llvm-svn: 99372
 2010-03-24 00:53:38 +00:00
Dan Gohman
ce6d4394a8 Revert 99335. getTypeToExpandTo's iterative behavior is actually 
needed here.

llvm-svn: 99339
 2010-03-23 22:44:42 +00:00
Dan Gohman
7814ddee81 Remove getTypeToExpandTo, since it isn't adding much value 
beyond just calling getTypeToTransformTo.

llvm-svn: 99335
 2010-03-23 22:15:31 +00:00
Daniel Dunbar
47743ae59a MC: Add TargetAsmBackend::MayNeedRelaxation, for checking whether a particular instruction + fixups might need relaxation. 
llvm-svn: 99249
 2010-03-23 03:13:05 +00:00
Daniel Dunbar
b33d212057 MC: Add TargetAsmBackend::WriteNopData and use to eliminate some target dependencies in MCMachOStreamer and MCAssembler. 
llvm-svn: 99248
 2010-03-23 02:36:58 +00:00
Daniel Dunbar
1595ebfb4b MC: Add TargetAsmBackend::RelaxInstruction callback, and custom X86 implementation. 
llvm-svn: 99245
 2010-03-23 01:39:09 +00:00
Daniel Dunbar
2c99d47702 TargetRegistry: Fix create{AsmInfo,MCDisassembler} to return non-const objects. 
llvm-svn: 99097
 2010-03-20 22:36:22 +00:00
Daniel Dunbar
c687bf7cb4 MC: Add TargetAsmBackend::createObjectWriter. 
- MCAssembler is now object-file independent, although we will surely need more work to fully support ELF/COFF.

llvm-svn: 98955
 2010-03-19 10:43:26 +00:00
Daniel Dunbar
287ff291e3 MC: Add TargetAsmBackend::isVirtualSection hook. 
llvm-svn: 98950
 2010-03-19 09:29:03 +00:00
Daniel Dunbar
3444d755d2 MCAssembler: Move ApplyFixup to the TargetAsmBackend, this is a target specific not object writer specific task. 
llvm-svn: 98947
 2010-03-19 09:28:12 +00:00
Chris Lattner
6b395fca87 add a new SDNPVariadic SDNP node flag, and use it in 
dag isel gen instead of instruction properties.  This
allows the oh-so-useful behavior of matching a variadic
non-root node.

llvm-svn: 98934
 2010-03-19 05:07:09 +00:00