RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 21:13:02 +02:00
Code Issues Projects Releases Wiki Activity
93,816 Commits 4 Branches 5 Tags 704 MiB
ece45b5ee9
Commit Graph

2 Commits

Author SHA1 Message Date
Hal Finkel
15265edebe MFTB on PPC64 should really be encoded using MFSPR. 
The MFTB instruction itself is being phased out, and its functionality
is provided by MFSPR. According to the ISA docs, using MFSPR works on all known
chips except for the 601 (which did not have a timebase register anyway)
and the POWER3.

Thanks to Adhemerval Zanella for pointing this out!

llvm-svn: 161346
 2012-08-06 21:21:44 +00:00
Hal Finkel
aadd19de06 Add readcyclecounter lowering on PPC64. 
On PPC64, this can be done with a simple TableGen pattern.
To enable this, I've added the (otherwise missing) readcyclecounter
SDNode definition to TargetSelectionDAG.td.

llvm-svn: 161302
 2012-08-04 14:10:46 +00:00