RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity
113,140 Commits 4 Branches 5 Tags 704 MiB
fb65819e24
Commit Graph

1 Commits

Author SHA1 Message Date
Michael Liao
877d1576e6 Optimize vector select from all 0s or all 1s 
As packed comparisons in AVX/SSE produce all 0s or all 1s in each SIMD lane,
vector select could be simplified to AND/OR or removed if one or both values
being selected is all 0s or all 1s.

llvm-svn: 179267
 2013-04-11 05:15:54 +00:00