mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 02:33:06 +01:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
103 lines
2.9 KiB
C++
103 lines
2.9 KiB
C++
//===- ARCExpandPseudosPass - ARC expand pseudo loads -----------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This pass expands stores with large offsets into an appropriate sequence.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "ARC.h"
|
|
#include "ARCInstrInfo.h"
|
|
#include "ARCRegisterInfo.h"
|
|
#include "ARCSubtarget.h"
|
|
#include "llvm/ADT/Statistic.h"
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "arc-expand-pseudos"
|
|
|
|
namespace {
|
|
|
|
class ARCExpandPseudos : public MachineFunctionPass {
|
|
public:
|
|
static char ID;
|
|
ARCExpandPseudos() : MachineFunctionPass(ID) {}
|
|
|
|
bool runOnMachineFunction(MachineFunction &Fn) override;
|
|
|
|
StringRef getPassName() const override { return "ARC Expand Pseudos"; }
|
|
|
|
private:
|
|
void ExpandStore(MachineFunction &, MachineBasicBlock::iterator);
|
|
|
|
const ARCInstrInfo *TII;
|
|
};
|
|
|
|
char ARCExpandPseudos::ID = 0;
|
|
|
|
} // end anonymous namespace
|
|
|
|
static unsigned getMappedOp(unsigned PseudoOp) {
|
|
switch (PseudoOp) {
|
|
case ARC::ST_FAR:
|
|
return ARC::ST_rs9;
|
|
case ARC::STH_FAR:
|
|
return ARC::STH_rs9;
|
|
case ARC::STB_FAR:
|
|
return ARC::STB_rs9;
|
|
default:
|
|
llvm_unreachable("Unhandled pseudo op.");
|
|
}
|
|
}
|
|
|
|
void ARCExpandPseudos::ExpandStore(MachineFunction &MF,
|
|
MachineBasicBlock::iterator SII) {
|
|
MachineInstr &SI = *SII;
|
|
unsigned AddrReg = MF.getRegInfo().createVirtualRegister(&ARC::GPR32RegClass);
|
|
unsigned AddOpc =
|
|
isUInt<6>(SI.getOperand(2).getImm()) ? ARC::ADD_rru6 : ARC::ADD_rrlimm;
|
|
BuildMI(*SI.getParent(), SI, SI.getDebugLoc(), TII->get(AddOpc), AddrReg)
|
|
.addReg(SI.getOperand(1).getReg())
|
|
.addImm(SI.getOperand(2).getImm());
|
|
BuildMI(*SI.getParent(), SI, SI.getDebugLoc(),
|
|
TII->get(getMappedOp(SI.getOpcode())))
|
|
.addReg(SI.getOperand(0).getReg())
|
|
.addReg(AddrReg)
|
|
.addImm(0);
|
|
SI.eraseFromParent();
|
|
}
|
|
|
|
bool ARCExpandPseudos::runOnMachineFunction(MachineFunction &MF) {
|
|
const ARCSubtarget *STI = &MF.getSubtarget<ARCSubtarget>();
|
|
TII = STI->getInstrInfo();
|
|
bool ExpandedStore = false;
|
|
for (auto &MBB : MF) {
|
|
MachineBasicBlock::iterator MBBI = MBB.begin(), E = MBB.end();
|
|
while (MBBI != E) {
|
|
MachineBasicBlock::iterator NMBBI = std::next(MBBI);
|
|
switch (MBBI->getOpcode()) {
|
|
case ARC::ST_FAR:
|
|
case ARC::STH_FAR:
|
|
case ARC::STB_FAR:
|
|
ExpandStore(MF, MBBI);
|
|
ExpandedStore = true;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
MBBI = NMBBI;
|
|
}
|
|
}
|
|
return ExpandedStore;
|
|
}
|
|
|
|
FunctionPass *llvm::createARCExpandPseudosPass() {
|
|
return new ARCExpandPseudos();
|
|
}
|