mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 02:33:06 +01:00
269e3c32a0
- Infrastructure for the target (i.e. build files, target triple etc.) - All of the target description TableGen file Authors: myhsu, m4yers, glaubitz Differential Revision: https://reviews.llvm.org/D88389
24 lines
874 B
TableGen
24 lines
874 B
TableGen
//===-- M68kSchedule.td - M68k Scheduling Definitions --*- tablegen -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
///
|
|
/// \file
|
|
/// This file contains M68k scheduler definitions.
|
|
///
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
/// This is a very general M68k Scheduling Model and best suited for the very
|
|
/// first M68000 CPU, other model must override these characteristics
|
|
class M68kSchedModel : SchedMachineModel {
|
|
let LoadLatency = 4; // Word (Rn)
|
|
let HighLatency = 16; // Long ABS
|
|
let PostRAScheduler = 0;
|
|
let CompleteModel = 0;
|
|
}
|
|
|
|
def GenericM68kModel : M68kSchedModel;
|