mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
a130d110d1
Fixes Thumb2 ADCS and SBCS lowering: <rdar://problem/9275821>. t2ADCS/t2SBCS are now pseudo instructions, consistent with ARM, so the assembly printer correctly prints the 's' suffix. Fixes Thumb2 adde -> SBC matching to check for live/dead carry flags. Fixes the internal ARM machine opcode mnemonic for ADCS/SBCS. Fixes ARM SBC lowering to check for live carry (potential bug). llvm-svn: 130048
56 lines
1.1 KiB
LLVM
56 lines
1.1 KiB
LLVM
; RUN: llc -march=thumb -mattr=+thumb2 < %s | FileCheck %s
|
|
|
|
; 171 = 0x000000ab
|
|
define i64 @f1(i64 %a) {
|
|
; CHECK: f1
|
|
; CHECK: subs r0, #171
|
|
; CHECK: sbc r1, r1, #0
|
|
%tmp = sub i64 %a, 171
|
|
ret i64 %tmp
|
|
}
|
|
|
|
; 1179666 = 0x00120012
|
|
define i64 @f2(i64 %a) {
|
|
; CHECK: f2
|
|
; CHECK: subs.w r0, r0, #1179666
|
|
; CHECK: sbc r1, r1, #0
|
|
%tmp = sub i64 %a, 1179666
|
|
ret i64 %tmp
|
|
}
|
|
|
|
; 872428544 = 0x34003400
|
|
define i64 @f3(i64 %a) {
|
|
; CHECK: f3
|
|
; CHECK: subs.w r0, r0, #872428544
|
|
; CHECK: sbc r1, r1, #0
|
|
%tmp = sub i64 %a, 872428544
|
|
ret i64 %tmp
|
|
}
|
|
|
|
; 1448498774 = 0x56565656
|
|
define i64 @f4(i64 %a) {
|
|
; CHECK: f4
|
|
; CHECK: subs.w r0, r0, #1448498774
|
|
; CHECK: sbc r1, r1, #0
|
|
%tmp = sub i64 %a, 1448498774
|
|
ret i64 %tmp
|
|
}
|
|
|
|
; 66846720 = 0x03fc0000
|
|
define i64 @f5(i64 %a) {
|
|
; CHECK: f5
|
|
; CHECK: subs.w r0, r0, #66846720
|
|
; CHECK: sbc r1, r1, #0
|
|
%tmp = sub i64 %a, 66846720
|
|
ret i64 %tmp
|
|
}
|
|
|
|
; 734439407618 = 0x000000ab00000002
|
|
define i64 @f6(i64 %a) {
|
|
; CHECK: f6
|
|
; CHECK: subs r0, #2
|
|
; CHECK: sbc r1, r1, #171
|
|
%tmp = sub i64 %a, 734439407618
|
|
ret i64 %tmp
|
|
}
|