1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 19:12:56 +02:00
llvm-mirror/lib
2017-11-30 15:07:38 +00:00
..
Analysis [SCEV][NFC] Break from loop after we found first non-Phi in getAddRecExprPHILiterally 2017-11-29 10:54:16 +00:00
AsmParser [IR] redefine 'UnsafeAlgebra' / 'reassoc' fast-math-flags and add 'trans' fast-math-flag 2017-11-06 16:27:15 +00:00
BinaryFormat Simplify. 2017-10-19 01:32:18 +00:00
Bitcode [WebAssembly] Explicily disable comdat support for wasm output 2017-11-14 00:49:16 +00:00
CodeGen [MC] Function stack size section. 2017-11-30 13:05:14 +00:00
DebugInfo [CodeView] Factor some code out of TypeTableBuilder. 2017-11-29 22:41:56 +00:00
Demangle
ExecutionEngine Fix 'not all control paths return a value' warning on MSVC builds 2017-11-09 14:56:17 +00:00
Fuzzer [libFuzzer] Delete llvm/lib/Fuzzer 2017-10-16 20:48:19 +00:00
FuzzMutate [FuzzMutate] Don't crash when we can't remove instruction from empty function 2017-11-30 15:07:38 +00:00
IR Move getVariableSize from Verifier.cpp into DIVariable::getSize() (NFC) 2017-11-28 00:57:51 +00:00
IRReader Move the stripping of invalid debug info from the Verifier to AutoUpgrade. 2017-10-02 18:31:29 +00:00
LineEditor
Linker
LTO Fix a bunch more layering of CodeGen headers that are in Target 2017-11-17 01:07:10 +00:00
MC [MC] Function stack size section. 2017-11-30 13:05:14 +00:00
Object Object: Improve COFF irsymtab comdat representation. 2017-11-21 22:06:20 +00:00
ObjectYAML [CodeView] Refactor / Rewrite TypeSerializer and TypeTableBuilder. 2017-11-28 18:33:17 +00:00
Option Reverting r315590; it did not include changes for llvm-tblgen, which is causing link errors for several people. 2017-10-15 14:32:27 +00:00
Passes Add a new pass to speculate around PHI nodes with constant (integer) operands when profitable. 2017-11-28 11:32:31 +00:00
ProfileData [Coverage] Use the most-recent completed region count (PR35437) 2017-11-30 00:28:23 +00:00
Support AMDGPU: Add num spilled s/vgprs to metadata 2017-11-28 17:51:08 +00:00
TableGen [globalisel][regbank] Warn about MIR ambiguities when register bank/class names clash. 2017-11-01 22:13:05 +00:00
Target [PowerPC] Recommit r314244 with refactoring and off by default 2017-11-30 13:39:10 +00:00
Testing Force #define GTEST_LANG_CXX11. 2017-10-27 21:12:28 +00:00
ToolDrivers [COFF] Improve the check for functions that should get an extra underscore 2017-10-23 09:08:13 +00:00
Transforms Revert rL319407: [SROA] enable splitting for non-whole-alloca loads and stores 2017-11-30 08:29:51 +00:00
WindowsManifest
XRay [XRay] Use optimistic logging model for FDR mode 2017-11-21 07:16:57 +00:00
CMakeLists.txt
LLVMBuild.txt