mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
e7d64b577c
This is a 1-line patch (with a TODO for AVX because that will affect even more regression tests) that lets us substitute the appropriate 64-bit store for the float/double/int domains. It's not clear to me exactly what the difference is between the 0xD6 (MOVPQI2QImr) and 0x7E (MOVSDto64mr) opcodes, but this is apparently the right choice. Differential Revision: http://reviews.llvm.org/D8691 llvm-svn: 235014
33 lines
724 B
LLVM
33 lines
724 B
LLVM
; RUN: llc < %s -march=x86 -mcpu=corei7 -mtriple=i686-pc-win32 | FileCheck %s
|
|
|
|
; CHECK: load_store
|
|
define void @load_store(<4 x i16>* %in) {
|
|
entry:
|
|
; CHECK: pmovzxwd
|
|
%A27 = load <4 x i16>, <4 x i16>* %in, align 4
|
|
%A28 = add <4 x i16> %A27, %A27
|
|
; CHECK: movq
|
|
store <4 x i16> %A28, <4 x i16>* %in, align 4
|
|
ret void
|
|
; CHECK: ret
|
|
}
|
|
|
|
; Make sure that we store a 64bit value, even on 32bit systems.
|
|
;CHECK-LABEL: store_64:
|
|
define void @store_64(<2 x i32>* %ptr) {
|
|
BB:
|
|
store <2 x i32> zeroinitializer, <2 x i32>* %ptr
|
|
ret void
|
|
;CHECK: movlps
|
|
;CHECK: ret
|
|
}
|
|
|
|
;CHECK-LABEL: load_64:
|
|
define <2 x i32> @load_64(<2 x i32>* %ptr) {
|
|
BB:
|
|
%t = load <2 x i32>, <2 x i32>* %ptr
|
|
ret <2 x i32> %t
|
|
;CHECK: pmovzxdq
|
|
;CHECK: ret
|
|
}
|