mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 12:02:58 +02:00
591bfa1e0b
This feature is needed in order to support shifts of more than 255 bits on large integer types. This changes the syntax for llvm assembly to make shl, ashr and lshr instructions look like a binary operator: shl i32 %X, 1 instead of shl i32 %X, i8 1 Additionally, this should help a few passes perform additional optimizations. llvm-svn: 33776
28 lines
1.0 KiB
LLVM
28 lines
1.0 KiB
LLVM
; All of these ands and shifts should be folded into rlw[i]nm instructions
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | not grep and &&
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | not grep srawi &&
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | not grep srwi &&
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | not grep slwi &&
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | grep rlwnm | wc -l | grep 1 &&
|
|
; RUN: llvm-as < %s | llc -march=ppc32 | grep rlwinm | wc -l | grep 1
|
|
|
|
define i32 @test1(i32 %X, i32 %Y) {
|
|
entry:
|
|
%tmp = trunc i32 %Y to i8 ; <i8> [#uses=2]
|
|
%tmp1 = shl i32 %X, %Y ; <i32> [#uses=1]
|
|
%tmp2 = sub i32 32, %Y ; <i8> [#uses=1]
|
|
%tmp3 = lshr i32 %X, %tmp2 ; <i32> [#uses=1]
|
|
%tmp4 = or i32 %tmp1, %tmp3 ; <i32> [#uses=1]
|
|
%tmp6 = and i32 %tmp4, 127 ; <i32> [#uses=1]
|
|
ret i32 %tmp6
|
|
}
|
|
|
|
define i32 @test2(i32 %X) {
|
|
entry:
|
|
%tmp1 = lshr i32 %X, 27 ; <i32> [#uses=1]
|
|
%tmp2 = shl i32 %X, 5 ; <i32> [#uses=1]
|
|
%tmp2.masked = and i32 %tmp2, 96 ; <i32> [#uses=1]
|
|
%tmp5 = or i32 %tmp1, %tmp2.masked ; <i32> [#uses=1]
|
|
ret i32 %tmp5
|
|
}
|