mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
99989cbd0c
This adds target specific support for using the PBQP register allocator on the AArch64, for the A57 cpu. By default, the PBQP allocator is not used, unless explicitely required on the command line with "-aarch64-pbqp". llvm-svn: 217504
53 lines
1.8 KiB
C++
53 lines
1.8 KiB
C++
//==-- AArch64.h - Top-level interface for AArch64 --------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
// AArch64 back-end.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64_H
|
|
#define LLVM_LIB_TARGET_AARCH64_AARCH64_H
|
|
|
|
#include "MCTargetDesc/AArch64MCTargetDesc.h"
|
|
#include "Utils/AArch64BaseInfo.h"
|
|
#include "llvm/Support/DataTypes.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
class AArch64TargetMachine;
|
|
class FunctionPass;
|
|
class MachineFunctionPass;
|
|
|
|
FunctionPass *createAArch64DeadRegisterDefinitions();
|
|
FunctionPass *createAArch64ConditionalCompares();
|
|
FunctionPass *createAArch64AdvSIMDScalar();
|
|
FunctionPass *createAArch64BranchRelaxation();
|
|
FunctionPass *createAArch64ISelDag(AArch64TargetMachine &TM,
|
|
CodeGenOpt::Level OptLevel);
|
|
FunctionPass *createAArch64StorePairSuppressPass();
|
|
FunctionPass *createAArch64ExpandPseudoPass();
|
|
FunctionPass *createAArch64LoadStoreOptimizationPass();
|
|
ModulePass *createAArch64PromoteConstantPass();
|
|
FunctionPass *createAArch64ConditionOptimizerPass();
|
|
FunctionPass *createAArch64AddressTypePromotionPass();
|
|
FunctionPass *createAArch64A57FPLoadBalancing();
|
|
FunctionPass *createAArch64A57PBQPRegAlloc();
|
|
/// \brief Creates an ARM-specific Target Transformation Info pass.
|
|
ImmutablePass *
|
|
createAArch64TargetTransformInfoPass(const AArch64TargetMachine *TM);
|
|
|
|
FunctionPass *createAArch64CleanupLocalDynamicTLSPass();
|
|
|
|
FunctionPass *createAArch64CollectLOHPass();
|
|
} // end namespace llvm
|
|
|
|
#endif
|