mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
423f1124f3
The previous code used the type of the first field for the VT passed to getNode for every field. I've based the implementation here off what is done in visitSelect as it removes the need to special case aggregates. Differential Revision: https://reviews.llvm.org/D77093
125 lines
3.0 KiB
LLVM
125 lines
3.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=x86_64-unknown-linux-gnu < %s 2>&1 | FileCheck %s --check-prefix=X86ASM
|
|
|
|
%struct.T = type { i32, i32 }
|
|
|
|
define i32 @freeze_int() {
|
|
; X86ASM-LABEL: freeze_int:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: imull %eax, %eax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze i32 undef
|
|
%t1 = mul i32 %y1, %y1
|
|
ret i32 %t1
|
|
}
|
|
|
|
define i5 @freeze_int2() {
|
|
; X86ASM-LABEL: freeze_int2:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: mulb %al
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze i5 undef
|
|
%t1 = mul i5 %y1, %y1
|
|
ret i5 %t1
|
|
}
|
|
|
|
define float @freeze_float() {
|
|
; X86ASM-LABEL: freeze_float:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: addss %xmm0, %xmm0
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze float undef
|
|
%t1 = fadd float %y1, %y1
|
|
ret float %t1
|
|
}
|
|
|
|
define half @freeze_half() {
|
|
; X86ASM-LABEL: freeze_half:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: pushq %rax
|
|
; X86ASM-NEXT: .cfi_def_cfa_offset 16
|
|
; X86ASM-NEXT: xorl %edi, %edi
|
|
; X86ASM-NEXT: callq __gnu_h2f_ieee
|
|
; X86ASM-NEXT: callq __gnu_f2h_ieee
|
|
; X86ASM-NEXT: movzwl %ax, %edi
|
|
; X86ASM-NEXT: callq __gnu_h2f_ieee
|
|
; X86ASM-NEXT: addss %xmm0, %xmm0
|
|
; X86ASM-NEXT: callq __gnu_f2h_ieee
|
|
; X86ASM-NEXT: popq %rcx
|
|
; X86ASM-NEXT: .cfi_def_cfa_offset 8
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze half undef
|
|
%t1 = fadd half %y1, %y1
|
|
ret half %t1
|
|
}
|
|
|
|
define <2 x i32> @freeze_ivec() {
|
|
; X86ASM-LABEL: freeze_ivec:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: paddd %xmm0, %xmm0
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze <2 x i32> undef
|
|
%t1 = add <2 x i32> %y1, %y1
|
|
ret <2 x i32> %t1
|
|
}
|
|
|
|
define i8* @freeze_ptr() {
|
|
; X86ASM-LABEL: freeze_ptr:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: addq $4, %rax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze i8* undef
|
|
%t1 = getelementptr i8, i8* %y1, i64 4
|
|
ret i8* %t1
|
|
}
|
|
|
|
define i32 @freeze_struct() {
|
|
; X86ASM-LABEL: freeze_struct:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: addl %eax, %eax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze %struct.T undef
|
|
%v1 = extractvalue %struct.T %y1, 0
|
|
%v2 = extractvalue %struct.T %y1, 1
|
|
%t1 = add i32 %v1, %v2
|
|
ret i32 %t1
|
|
}
|
|
|
|
define i32 @freeze_anonstruct() {
|
|
; X86ASM-LABEL: freeze_anonstruct:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: addl %eax, %eax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze {i32, i32} undef
|
|
%v1 = extractvalue {i32, i32} %y1, 0
|
|
%v2 = extractvalue {i32, i32} %y1, 1
|
|
%t1 = add i32 %v1, %v2
|
|
ret i32 %t1
|
|
}
|
|
|
|
define i32 @freeze_anonstruct2() {
|
|
; X86ASM-LABEL: freeze_anonstruct2:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: movzwl %ax, %eax
|
|
; X86ASM-NEXT: addl %eax, %eax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze {i32, i16} undef
|
|
%v1 = extractvalue {i32, i16} %y1, 0
|
|
%v2 = extractvalue {i32, i16} %y1, 1
|
|
%z2 = zext i16 %v2 to i32
|
|
%t1 = add i32 %v1, %z2
|
|
ret i32 %t1
|
|
}
|
|
|
|
define i64 @freeze_array() {
|
|
; X86ASM-LABEL: freeze_array:
|
|
; X86ASM: # %bb.0:
|
|
; X86ASM-NEXT: addq %rax, %rax
|
|
; X86ASM-NEXT: retq
|
|
%y1 = freeze [2 x i64] undef
|
|
%v1 = extractvalue [2 x i64] %y1, 0
|
|
%v2 = extractvalue [2 x i64] %y1, 1
|
|
%t1 = add i64 %v1, %v2
|
|
ret i64 %t1
|
|
}
|