mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 03:53:04 +02:00
2b2d105ff9
Standardise on check lines: * CHECK-ASM * CHECK-OBJ * CHECK-ASM-AND-OBJ This allows for the addition of tests involving symbol operands, which will not result in identical instructions in both assembly and disassembled object output. This commit doesn't exploit this reworking to increase test coverage of symbol operands - that will come in a future patch. llvm-svn: 341546
100 lines
3.2 KiB
ArmAsm
100 lines
3.2 KiB
ArmAsm
# RUN: llvm-mc %s -triple=riscv64 -riscv-no-aliases -show-encoding \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 < %s \
|
|
# RUN: | llvm-objdump -riscv-no-aliases -d -r - \
|
|
# RUN: | FileCheck -check-prefixes=CHECK-OBJ,CHECK-ASM-AND-OBJ %s
|
|
|
|
# CHECK-ASM-AND-OBJ: lwu zero, 4(ra)
|
|
# CHECK-ASM: encoding: [0x03,0xe0,0x40,0x00]
|
|
lwu x0, 4(x1)
|
|
# CHECK-ASM-AND-OBJ: lwu sp, 4(gp)
|
|
# CHECK-ASM: encoding: [0x03,0xe1,0x41,0x00]
|
|
lwu x2, +4(x3)
|
|
# CHECK-ASM-AND-OBJ: lwu tp, -2048(t0)
|
|
# CHECK-ASM: encoding: [0x03,0xe2,0x02,0x80]
|
|
lwu x4, -2048(x5)
|
|
# CHECK-ASM-AND-OBJ: lwu t1, -2048(t2)
|
|
# CHECK-ASM: encoding: [0x03,0xe3,0x03,0x80]
|
|
lwu x6, %lo(2048)(x7)
|
|
# CHECK-ASM-AND-OBJ: lwu s0, 2047(s1)
|
|
# CHECK-ASM: encoding: [0x03,0xe4,0xf4,0x7f]
|
|
lwu x8, 2047(x9)
|
|
|
|
# CHECK-ASM-AND-OBJ: ld a0, -2048(a1)
|
|
# CHECK-ASM: encoding: [0x03,0xb5,0x05,0x80]
|
|
ld x10, -2048(x11)
|
|
# CHECK-ASM-AND-OBJ: ld a2, -2048(a3)
|
|
# CHECK-ASM: encoding: [0x03,0xb6,0x06,0x80]
|
|
ld x12, %lo(2048)(x13)
|
|
# CHECK-ASM-AND-OBJ: ld a4, 2047(a5)
|
|
# CHECK-ASM: encoding: [0x03,0xb7,0xf7,0x7f]
|
|
ld x14, 2047(x15)
|
|
|
|
# CHECK-ASM-AND-OBJ: sd a6, -2048(a7)
|
|
# CHECK-ASM: encoding: [0x23,0xb0,0x08,0x81]
|
|
sd x16, -2048(x17)
|
|
# CHECK-ASM-AND-OBJ: sd s2, -2048(s3)
|
|
# CHECK-ASM: encoding: [0x23,0xb0,0x29,0x81]
|
|
sd x18, %lo(2048)(x19)
|
|
# CHECK-ASM-AND-OBJ: sd s4, 2047(s5)
|
|
# CHECK-ASM: encoding: [0xa3,0xbf,0x4a,0x7f]
|
|
sd x20, 2047(x21)
|
|
|
|
# CHECK-ASM-AND-OBJ: slli s6, s7, 45
|
|
# CHECK-ASM: encoding: [0x13,0x9b,0xdb,0x02]
|
|
slli x22, x23, 45
|
|
# CHECK-ASM-AND-OBJ: srli s8, s9, 0
|
|
# CHECK-ASM: encoding: [0x13,0xdc,0x0c,0x00]
|
|
srli x24, x25, 0
|
|
# CHECK-ASM-AND-OBJ: srai s10, s11, 31
|
|
# CHECK-ASM: encoding: [0x13,0xdd,0xfd,0x41]
|
|
srai x26, x27, 31
|
|
|
|
# CHECK-ASM-AND-OBJ: addiw t3, t4, -2048
|
|
# CHECK-ASM: encoding: [0x1b,0x8e,0x0e,0x80]
|
|
addiw x28, x29, -2048
|
|
# CHECK-ASM-AND-OBJ: addiw t5, t6, 2047
|
|
# CHECK-ASM: encoding: [0x1b,0x8f,0xff,0x7f]
|
|
addiw x30, x31, 2047
|
|
|
|
# CHECK-ASM-AND-OBJ: slliw zero, ra, 0
|
|
# CHECK-ASM: encoding: [0x1b,0x90,0x00,0x00]
|
|
slliw zero, ra, 0
|
|
# CHECK-ASM-AND-OBJ: slliw sp, gp, 31
|
|
# CHECK-ASM: encoding: [0x1b,0x91,0xf1,0x01]
|
|
slliw sp, gp, 31
|
|
# CHECK-ASM-AND-OBJ: srliw tp, t0, 0
|
|
# CHECK-ASM: encoding: [0x1b,0xd2,0x02,0x00]
|
|
srliw tp, t0, 0
|
|
# CHECK-ASM-AND-OBJ: srliw t1, t2, 31
|
|
# CHECK-ASM: encoding: [0x1b,0xd3,0xf3,0x01]
|
|
srliw t1, t2, 31
|
|
# CHECK-ASM-AND-OBJ: sraiw s0, s1, 0
|
|
# CHECK-ASM: encoding: [0x1b,0xd4,0x04,0x40]
|
|
sraiw s0, s1, 0
|
|
# CHECK-ASM-AND-OBJ: sraiw a0, a1, 31
|
|
# CHECK-ASM: encoding: [0x1b,0xd5,0xf5,0x41]
|
|
sraiw a0, a1, 31
|
|
|
|
# CHECK-ASM-AND-OBJ: addw a2, a3, a4
|
|
# CHECK-ASM: encoding: [0x3b,0x86,0xe6,0x00]
|
|
addw a2, a3, a4
|
|
# CHECK-ASM-AND-OBJ: addw a5, a6, a7
|
|
# CHECK-ASM: encoding: [0xbb,0x07,0x18,0x01]
|
|
addw a5, a6, a7
|
|
# CHECK-ASM-AND-OBJ: subw s2, s3, s4
|
|
# CHECK-ASM: encoding: [0x3b,0x89,0x49,0x41]
|
|
subw s2, s3, s4
|
|
# CHECK-ASM-AND-OBJ: subw s5, s6, s7
|
|
# CHECK-ASM: encoding: [0xbb,0x0a,0x7b,0x41]
|
|
subw s5, s6, s7
|
|
# CHECK-ASM-AND-OBJ: sllw s8, s9, s10
|
|
# CHECK-ASM: encoding: [0x3b,0x9c,0xac,0x01]
|
|
sllw s8, s9, s10
|
|
# CHECK-ASM-AND-OBJ: srlw s11, t3, t4
|
|
# CHECK-ASM: encoding: [0xbb,0x5d,0xde,0x01]
|
|
srlw s11, t3, t4
|
|
# CHECK-ASM-AND-OBJ: sraw t5, t6, zero
|
|
# CHECK-ASM: encoding: [0x3b,0xdf,0x0f,0x40]
|
|
sraw t5, t6, zero
|