mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 14:02:52 +02:00
ce61543897
The tests for the disassembler were adapted from the encoder tests, and for the most part, the output from the disassembler matches that encoder-test inputs. There are some places where more-informative mnemonics could be produced (notably for the branch instructions), and those cases are noted in the tests with FIXMEs. Future work includes: - Generating more-informative mnemonics when possible (this may also be done in the printer). - Remove the dependence on positional "numbered" operand-to-variable mapping (for both encoding and decoding). - Internally using 64-bit instruction variants in 64-bit mode (if this turns out to matter). llvm-svn: 197693
108 lines
2.2 KiB
Plaintext
108 lines
2.2 KiB
Plaintext
# RUN: llvm-mc --disassemble %s -triple powerpc64-unknown-unknown -mcpu=pwr7 | FileCheck %s
|
|
|
|
# CHECK: mtmsr 4, 0
|
|
0x7c 0x80 0x01 0x24
|
|
|
|
# CHECK: mtmsr 4, 1
|
|
0x7c 0x81 0x01 0x24
|
|
|
|
# CHECK: mfmsr 4
|
|
0x7c 0x80 0x00 0xa6
|
|
|
|
# CHECK: mtmsrd 4, 0
|
|
0x7c 0x80 0x01 0x64
|
|
|
|
# CHECK: mtmsrd 4, 1
|
|
0x7c 0x81 0x01 0x64
|
|
|
|
# CHECK: mfspr 4, 272
|
|
0x7c 0x90 0x42 0xa6
|
|
|
|
# CHECK: mfspr 4, 273
|
|
0x7c 0x91 0x42 0xa6
|
|
|
|
# CHECK: mfspr 4, 274
|
|
0x7c 0x92 0x42 0xa6
|
|
|
|
# CHECK: mfspr 4, 275
|
|
0x7c 0x93 0x42 0xa6
|
|
|
|
# CHECK: mtspr 272, 4
|
|
0x7c 0x90 0x43 0xa6
|
|
|
|
# CHECK: mtspr 273, 4
|
|
0x7c 0x91 0x43 0xa6
|
|
|
|
# CHECK: mtspr 274, 4
|
|
0x7c 0x92 0x43 0xa6
|
|
|
|
# CHECK: mtspr 275, 4
|
|
0x7c 0x93 0x43 0xa6
|
|
|
|
# CHECK: mtspr 272, 4
|
|
0x7c 0x90 0x43 0xa6
|
|
|
|
# CHECK: mtspr 273, 4
|
|
0x7c 0x91 0x43 0xa6
|
|
|
|
# CHECK: mtspr 274, 4
|
|
0x7c 0x92 0x43 0xa6
|
|
|
|
# CHECK: mtspr 275, 4
|
|
0x7c 0x93 0x43 0xa6
|
|
|
|
# CHECK: mtspr 280, 4
|
|
0x7c 0x98 0x43 0xa6
|
|
|
|
# CHECK: mfspr 4, 22
|
|
0x7c 0x96 0x02 0xa6
|
|
|
|
# CHECK: mtspr 22, 4
|
|
0x7c 0x96 0x03 0xa6
|
|
|
|
# CHECK: mfspr 4, 287
|
|
0x7c 0x9f 0x42 0xa6
|
|
|
|
# CHECK: mfspr 4, 25
|
|
0x7c 0x99 0x02 0xa6
|
|
|
|
# CHECK: mtspr 25, 4
|
|
0x7c 0x99 0x03 0xa6
|
|
|
|
# CHECK: mfspr 4, 26
|
|
0x7c 0x9a 0x02 0xa6
|
|
|
|
# CHECK: mtspr 26, 4
|
|
0x7c 0x9a 0x03 0xa6
|
|
|
|
# CHECK: mfspr 4, 27
|
|
0x7c 0x9b 0x02 0xa6
|
|
|
|
# CHECK: mtspr 27, 4
|
|
0x7c 0x9b 0x03 0xa6
|
|
|
|
# CHECK: slbie 4
|
|
0x7c 0x00 0x23 0x64
|
|
|
|
# CHECK: slbmte 4, 5
|
|
0x7c 0x80 0x2b 0x24
|
|
|
|
# CHECK: slbmfee 4, 5
|
|
0x7c 0x80 0x2f 0x26
|
|
|
|
# CHECK: slbia
|
|
0x7c 0x00 0x03 0xe4
|
|
|
|
# CHECK: tlbsync
|
|
0x7c 0x00 0x04 0x6c
|
|
|
|
# CHECK: tlbiel 4
|
|
0x7c 0x00 0x22 0x24
|
|
|
|
# CHECK: tlbie 4,0
|
|
0x7c 0x00 0x22 0x64
|
|
|
|
# CHECK: tlbie 4,0
|
|
0x7c 0x00 0x22 0x64
|
|
|