mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
06b21a5c93
Building on r253865 the crash is not limited to signed overflows. Disable custom handling of unsigned 32-bit and 64-bit integer divide. Add test cases for both 32-bit and 64-bit unsigned integer overflow. llvm-svn: 254158
39 lines
859 B
LLVM
39 lines
859 B
LLVM
; RUN: llc -mtriple thumbv7-windows-itanium -filetype asm -o - %s | FileCheck %s
|
|
; RUN: llc -mtriple thumbv7-windows-msvc -filetype asm -o - %s | FileCheck %s
|
|
|
|
define arm_aapcs_vfpcc i32 @sdiv32(i32 %divisor, i32 %divident) {
|
|
entry:
|
|
%div = sdiv i32 %divident, %divisor
|
|
ret i32 %div
|
|
}
|
|
|
|
; CHECK-LABEL: sdiv32
|
|
; CHECK: b __rt_sdiv
|
|
|
|
define arm_aapcs_vfpcc i32 @udiv32(i32 %divisor, i32 %divident) {
|
|
entry:
|
|
%div = udiv i32 %divident, %divisor
|
|
ret i32 %div
|
|
}
|
|
|
|
; CHECK-LABEL: udiv32:
|
|
; CHECK: b __rt_udiv
|
|
|
|
define arm_aapcs_vfpcc i64 @sdiv64(i64 %divisor, i64 %divident) {
|
|
entry:
|
|
%div = sdiv i64 %divident, %divisor
|
|
ret i64 %div
|
|
}
|
|
|
|
; CHECK-LABEL: sdiv64
|
|
; CHECK: bl __rt_sdiv64
|
|
|
|
define arm_aapcs_vfpcc i64 @udiv64(i64 %divisor, i64 %divident) {
|
|
entry:
|
|
%div = udiv i64 %divident, %divisor
|
|
ret i64 %div
|
|
}
|
|
|
|
; CHECK-LABEL: udiv64:
|
|
; CHECK: bl __rt_udiv64
|