mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
813af3fadc
This commit verifies that the parsed machine instructions contain the implicit register operands as specified by the MCInstrDesc. Variadic and call instructions aren't verified. Reviewers: Duncan P. N. Exon Smith Differential Revision: http://reviews.llvm.org/D10781 llvm-svn: 241537
40 lines
922 B
YAML
40 lines
922 B
YAML
# RUN: not llc -march=x86-64 -start-after branch-folder -stop-after branch-folder -o /dev/null %s 2>&1 | FileCheck %s
|
|
# This test ensures that an error is reported when an unknown named machine
|
|
# basic block is encountered.
|
|
|
|
--- |
|
|
|
|
define i32 @foo(i32* %p) {
|
|
entry:
|
|
%a = load i32, i32* %p
|
|
%0 = icmp sle i32 %a, 10
|
|
br i1 %0, label %less, label %exit
|
|
|
|
less:
|
|
ret i32 0
|
|
|
|
exit:
|
|
ret i32 %a
|
|
}
|
|
|
|
...
|
|
---
|
|
name: foo
|
|
body:
|
|
- id: 0
|
|
name: entry
|
|
instructions:
|
|
- '%eax = MOV32rm %rdi, 1, _, 0, _'
|
|
- 'CMP32ri8 %eax, 10, implicit-def %eflags'
|
|
# CHECK: [[@LINE+1]]:14: the name of machine basic block #2 isn't 'hit'
|
|
- 'JG_1 %bb.2.hit, implicit %eflags'
|
|
- id: 1
|
|
name: less
|
|
instructions:
|
|
- '%eax = MOV32r0 implicit-def %eflags'
|
|
- id: 2
|
|
name: exit
|
|
instructions:
|
|
- 'RETQ %eax'
|
|
...
|