mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 16:33:37 +01:00
15cb983f55
beneficial cases. See the changes in test/CodeGen/X86/tail-opts.ll and test/CodeGen/ARM/ifcvt2.ll for details. The fix is to change HashEndOfMBB to hash at most one instruction, instead of trying to apply heuristics about when it will be profitable to consider more than one instruction. The regular tail-merging heuristics are already prepared to handle the same cases, and they're more precise. Also, make test/CodeGen/ARM/ifcvt5.ll and test/CodeGen/Thumb2/thumb2-branch.ll slightly more complex so that they continue to test what they're intended to test. And, this eliminates the problem in test/CodeGen/Thumb2/2009-10-15-ITBlockBranch.ll, the testcase from PR5204. Update it accordingly. llvm-svn: 102907
26 lines
535 B
LLVM
26 lines
535 B
LLVM
; RUN: llc < %s -mtriple=armv7-apple-darwin | FileCheck %s
|
|
|
|
@x = external global i32* ; <i32**> [#uses=1]
|
|
|
|
define void @foo(i32 %a) {
|
|
entry:
|
|
%tmp = load i32** @x ; <i32*> [#uses=1]
|
|
store i32 %a, i32* %tmp
|
|
ret void
|
|
}
|
|
|
|
define i32 @t1(i32 %a, i32 %b) {
|
|
; CHECK: t1:
|
|
; CHECK: ldmialt sp!, {r7, pc}
|
|
entry:
|
|
%tmp1 = icmp sgt i32 %a, 10 ; <i1> [#uses=1]
|
|
br i1 %tmp1, label %cond_true, label %UnifiedReturnBlock
|
|
|
|
cond_true: ; preds = %entry
|
|
tail call void @foo( i32 %b )
|
|
ret i32 0
|
|
|
|
UnifiedReturnBlock: ; preds = %entry
|
|
ret i32 1
|
|
}
|