mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
121 lines
4.3 KiB
C++
121 lines
4.3 KiB
C++
//===- ARM.td - Describe the ARM Target Machine -----------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Target-independent interfaces which we are implementing
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "../Target.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// ARM Subtarget features.
|
|
//
|
|
|
|
def ArchV4T : SubtargetFeature<"v4t", "ARMArchVersion", "V4T",
|
|
"ARM v4T">;
|
|
def ArchV5T : SubtargetFeature<"v5t", "ARMArchVersion", "V5T",
|
|
"ARM v5T">;
|
|
def ArchV5TE : SubtargetFeature<"v5te", "ARMArchVersion", "V5TE",
|
|
"ARM v5TE, v5TEj, v5TExp">;
|
|
def ArchV6 : SubtargetFeature<"v6", "ARMArchVersion", "V6",
|
|
"ARM v6">;
|
|
def FeatureVFP2 : SubtargetFeature<"vfp2", "HasVFP2", "true",
|
|
"Enable VFP2 instructions ">;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// ARM Processors supported.
|
|
//
|
|
|
|
class Proc<string Name, list<SubtargetFeature> Features>
|
|
: Processor<Name, NoItineraries, Features>;
|
|
|
|
// V4 Processors.
|
|
def : Proc<"generic", []>;
|
|
def : Proc<"arm8", []>;
|
|
def : Proc<"arm810", []>;
|
|
def : Proc<"strongarm", []>;
|
|
def : Proc<"strongarm110", []>;
|
|
def : Proc<"strongarm1100", []>;
|
|
def : Proc<"strongarm1110", []>;
|
|
|
|
// V4T Processors.
|
|
def : Proc<"arm7tdmi", [ArchV4T]>;
|
|
def : Proc<"arm7tdmi-s", [ArchV4T]>;
|
|
def : Proc<"arm710t", [ArchV4T]>;
|
|
def : Proc<"arm720t", [ArchV4T]>;
|
|
def : Proc<"arm9", [ArchV4T]>;
|
|
def : Proc<"arm9tdmi", [ArchV4T]>;
|
|
def : Proc<"arm920", [ArchV4T]>;
|
|
def : Proc<"arm920t", [ArchV4T]>;
|
|
def : Proc<"arm922t", [ArchV4T]>;
|
|
def : Proc<"arm940t", [ArchV4T]>;
|
|
def : Proc<"ep9312", [ArchV4T]>;
|
|
|
|
// V5T Processors.
|
|
def : Proc<"arm10tdmi", [ArchV5T]>;
|
|
def : Proc<"arm1020t", [ArchV5T]>;
|
|
|
|
// V5TE Processors.
|
|
def : Proc<"arm9e", [ArchV5TE]>;
|
|
def : Proc<"arm926ej-s", [ArchV5TE]>;
|
|
def : Proc<"arm946e-s", [ArchV5TE]>;
|
|
def : Proc<"arm966e-s", [ArchV5TE]>;
|
|
def : Proc<"arm968e-s", [ArchV5TE]>;
|
|
def : Proc<"arm10e", [ArchV5TE]>;
|
|
def : Proc<"arm1020e", [ArchV5TE]>;
|
|
def : Proc<"arm1022e", [ArchV5TE]>;
|
|
def : Proc<"xscale", [ArchV5TE]>;
|
|
def : Proc<"iwmmxt", [ArchV5TE]>;
|
|
|
|
// V6 Processors.
|
|
def : Proc<"arm1136j-s", [ArchV6]>;
|
|
def : Proc<"arm1136jf-s", [ArchV6, FeatureVFP2]>;
|
|
def : Proc<"arm1176jz-s", [ArchV6]>;
|
|
def : Proc<"arm1176jzf-s", [ArchV6, FeatureVFP2]>;
|
|
def : Proc<"mpcorenovfp", [ArchV6]>;
|
|
def : Proc<"mpcore", [ArchV6, FeatureVFP2]>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Register File Description
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "ARMRegisterInfo.td"
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction Descriptions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
include "ARMInstrInfo.td"
|
|
|
|
def ARMInstrInfo : InstrInfo {
|
|
// Define how we want to layout our target-specific information field.
|
|
let TSFlagsFields = ["AddrModeBits",
|
|
"SizeFlag",
|
|
"IndexModeBits",
|
|
"isUnaryDataProc",
|
|
"Form"];
|
|
let TSFlagsShifts = [0,
|
|
4,
|
|
7,
|
|
9,
|
|
10];
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Declare the target which we are implementing
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def ARM : Target {
|
|
// Pull in Instruction Info:
|
|
let InstructionSet = ARMInstrInfo;
|
|
}
|