1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/CodeGen/Hexagon/post-ra-kill-update.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

38 lines
996 B
YAML

# RUN: llc -march=hexagon -mcpu=hexagonv60 -run-pass post-RA-sched -o - %s | FileCheck %s
# The post-RA scheduler reorders S2_lsr_r_p and S2_lsr_r_p_or. Both of them
# use r9, and the last of the two kills it. The kill flag fixup did not
# correctly update the flag, resulting in both instructions killing r9.
# CHECK-LABEL: name: foo
# Check for no-kill of r9 in the first instruction, after reordering:
# CHECK: $d7 = S2_lsr_r_p_or killed $d7, killed $d1, $r9
# CHECK: $d13 = S2_lsr_r_p killed $d0, killed $r9
--- |
define void @foo() {
ret void
}
...
---
name: foo
tracksRegLiveness: true
body: |
bb.0:
successors: %bb.1
liveins: $d0, $d1, $r9, $r13
$d7 = S2_asl_r_p $d0, $r13
$d5 = S2_asl_r_p $d1, killed $r13
$d6 = S2_lsr_r_p killed $d0, $r9
$d7 = S2_lsr_r_p_or killed $d7, killed $d1, killed $r9
$d1 = A2_combinew killed $r11, killed $r10
$d0 = A2_combinew killed $r15, killed $r14
J2_jump %bb.1, implicit-def $pc
bb.1:
A2_nop
...