mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
71b6b2942e
Very few things in MC itself use the option. Most of the code that that uses it could be move to CodeGen. llvm-svn: 269871
76 lines
1.6 KiB
ArmAsm
76 lines
1.6 KiB
ArmAsm
// This test case will cause an internal EK_GPRel64BlockAddress to be
|
|
// produced. This was not handled for direct object and an assertion
|
|
// to occur. This is a variation on test case test/CodeGen/Mips/do_switch.ll
|
|
|
|
// RUN: llvm-mc < %s -filetype=obj -triple=mips-pc-linux
|
|
|
|
.text
|
|
.abicalls
|
|
.option pic0
|
|
.section .mdebug.abi32,"",@progbits
|
|
.file "/home/espindola/llvm/llvm/test/MC/Mips/do_switch.ll"
|
|
.text
|
|
.globl main
|
|
.align 2
|
|
.type main,@function
|
|
.set nomips16
|
|
.ent main
|
|
main: # @main
|
|
.frame $sp,8,$ra
|
|
.mask 0x00000000,0
|
|
.fmask 0x00000000,0
|
|
.set noreorder
|
|
.set nomacro
|
|
.set noat
|
|
# BB#0: # %entry
|
|
addiu $sp, $sp, -8
|
|
addiu $1, $zero, 2
|
|
sw $1, 4($sp)
|
|
lw $2, 4($sp)
|
|
sltiu $1, $2, 4
|
|
bnez $1, $BB0_2
|
|
nop
|
|
$BB0_1: # %bb4
|
|
addiu $2, $zero, 4
|
|
jr $ra
|
|
addiu $sp, $sp, 8
|
|
$BB0_2: # %entry
|
|
sll $1, $2, 2
|
|
lui $2, %hi($JTI0_0)
|
|
addu $1, $1, $2
|
|
lw $1, %lo($JTI0_0)($1)
|
|
jr $1
|
|
nop
|
|
$BB0_3: # %bb5
|
|
addiu $2, $zero, 1
|
|
jr $ra
|
|
addiu $sp, $sp, 8
|
|
$BB0_4: # %bb1
|
|
addiu $2, $zero, 2
|
|
jr $ra
|
|
addiu $sp, $sp, 8
|
|
$BB0_5: # %bb2
|
|
addiu $2, $zero, 0
|
|
jr $ra
|
|
addiu $sp, $sp, 8
|
|
$BB0_6: # %bb3
|
|
addiu $2, $zero, 3
|
|
jr $ra
|
|
addiu $sp, $sp, 8
|
|
.set at
|
|
.set macro
|
|
.set reorder
|
|
.end main
|
|
$tmp0:
|
|
.size main, ($tmp0)-main
|
|
.section .rodata,"a",@progbits
|
|
.align 2
|
|
$JTI0_0:
|
|
.4byte ($BB0_3)
|
|
.4byte ($BB0_4)
|
|
.4byte ($BB0_5)
|
|
.4byte ($BB0_6)
|
|
|
|
|
|
.text
|