mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 00:12:50 +01:00
ce0f9aef12
The fast register allocator is not supposed to work in the optimizing pipeline. It doesn't make sense to compute live intervals, run full copy coalescing, and then run RAFast. Fast register allocation in the optimizing pipeline is better done by RABasic. llvm-svn: 158242
30 lines
1.3 KiB
LLVM
30 lines
1.3 KiB
LLVM
; RUN: llc -regalloc=fast -optimize-regalloc=0 < %s | FileCheck %s
|
|
; PR7382
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
|
|
target triple = "x86_64-unknown-linux-gnu"
|
|
|
|
@.str = private constant [23 x i8] c"This should be -1: %d\0A\00" ; <[23 x i8]*> [#uses=1]
|
|
|
|
define i32 @main() {
|
|
entry:
|
|
%retval = alloca i32, align 4 ; <i32*> [#uses=3]
|
|
%v = alloca i32, align 4 ; <i32*> [#uses=3]
|
|
store i32 0, i32* %retval
|
|
%zero = load i32* %retval
|
|
; The earlyclobber register EC0 should not be spilled before the inline asm.
|
|
; Yes, check-not can refer to FileCheck variables defined in the future.
|
|
; CHECK-NOT: [[EC0]]{{.*}}(%rsp)
|
|
; CHECK: bsr {{[^,]*}}, [[EC0:%...]]
|
|
%0 = call i32 asm "bsr $1, $0\0A\09cmovz $2, $0", "=&r,ro,r,~{cc},~{dirflag},~{fpsr},~{flags}"(i32 %zero, i32 -1) nounwind, !srcloc !0 ; <i32> [#uses=1]
|
|
store i32 %0, i32* %v
|
|
%tmp = load i32* %v ; <i32> [#uses=1]
|
|
%call1 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([23 x i8]* @.str, i32 0, i32 0), i32 %tmp) ; <i32> [#uses=0]
|
|
store i32 0, i32* %retval
|
|
%1 = load i32* %retval ; <i32> [#uses=1]
|
|
ret i32 %0
|
|
}
|
|
|
|
declare i32 @printf(i8*, ...)
|
|
|
|
!0 = metadata !{i32 191}
|