1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
llvm-mirror/test/CodeGen/AArch64/bswap-known-bits.ll
Eli Friedman ea5a6285ae [AArch64] Prefer "mov" over "orr" to materialize constants.
This is generally more readable due to the way the assembler aliases
work.

(This causes a lot of test changes, but it's not really as scary as it
looks at first glance; it's just mechanically changing a bunch of checks
for orr to check for mov instead.)

Differential Revision: https://reviews.llvm.org/D59720

llvm-svn: 356954
2019-03-25 21:25:28 +00:00

45 lines
973 B
LLVM

; RUN: llc < %s -mtriple=aarch64-apple-darwin | FileCheck %s
declare i16 @llvm.bswap.i16(i16)
declare i32 @llvm.bswap.i32(i32)
; CHECK-LABEL: @test1
; CHECK: mov w0, #1
define i1 @test1(i16 %arg) {
%a = or i16 %arg, 511
%b = call i16 @llvm.bswap.i16(i16 %a)
%and = and i16 %b, 256
%res = icmp eq i16 %and, 256
ret i1 %res
}
; CHECK-LABEL: @test2
; CHECK: mov w0, #1
define i1 @test2(i16 %arg) {
%a = or i16 %arg, 1
%b = call i16 @llvm.bswap.i16(i16 %a)
%and = and i16 %b, 256
%res = icmp eq i16 %and, 256
ret i1 %res
}
; CHECK-LABEL: @test3
; CHECK: mov w0, #1
define i1 @test3(i16 %arg) {
%a = or i16 %arg, 256
%b = call i16 @llvm.bswap.i16(i16 %a)
%and = and i16 %b, 1
%res = icmp eq i16 %and, 1
ret i1 %res
}
; CHECK-LABEL: @test4
; CHECK: mov w0, #1
define i1 @test4(i32 %arg) {
%a = or i32 %arg, 2147483647 ; i32_MAX
%b = call i32 @llvm.bswap.i32(i32 %a)
%and = and i32 %b, 127
%res = icmp eq i32 %and, 127
ret i1 %res
}