mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
53505c9672
Followup to D100177, handle an similar (demorgan inverse style) case from PR47797 as well The AVX512 test cases could be further improved if we folded not(iX bitcast(vXi1)) -> (iX bitcast(not(vXi1))) Alive2: https://alive2.llvm.org/ce/z/AnA_-W
82 lines
2.2 KiB
LLVM
82 lines
2.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s
|
|
|
|
define i1 @foo(i32 %i) optsize {
|
|
; CHECK-LABEL: foo:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: notl %edi
|
|
; CHECK-NEXT: testl $305419896, %edi # imm = 0x12345678
|
|
; CHECK-NEXT: sete %al
|
|
; CHECK-NEXT: retq
|
|
%and = and i32 %i, 305419896
|
|
%cmp = icmp eq i32 %and, 305419896
|
|
ret i1 %cmp
|
|
}
|
|
|
|
define i1 @foo_pgso(i32 %i) !prof !14 {
|
|
; CHECK-LABEL: foo_pgso:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: notl %edi
|
|
; CHECK-NEXT: testl $305419896, %edi # imm = 0x12345678
|
|
; CHECK-NEXT: sete %al
|
|
; CHECK-NEXT: retq
|
|
%and = and i32 %i, 305419896
|
|
%cmp = icmp eq i32 %and, 305419896
|
|
ret i1 %cmp
|
|
}
|
|
|
|
; 8-bit ALU immediates probably have small encodings.
|
|
; We do not want to hoist the constant into a register here.
|
|
|
|
define zeroext i1 @g(i32 %x) optsize {
|
|
; CHECK-LABEL: g:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: testl $-2, %edi
|
|
; CHECK-NEXT: sete %al
|
|
; CHECK-NEXT: retq
|
|
%t0 = or i32 %x, 1
|
|
%t1 = icmp eq i32 %t0, 1
|
|
ret i1 %t1
|
|
}
|
|
|
|
; 8-bit ALU immediates probably have small encodings.
|
|
; We do not want to hoist the constant into a register here.
|
|
|
|
define i64 @PR46237(i64 %x, i64 %y, i64 %z) optsize {
|
|
; CHECK-LABEL: PR46237:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edx, %eax
|
|
; CHECK-NEXT: shll $6, %eax
|
|
; CHECK-NEXT: movzbl %al, %ecx
|
|
; CHECK-NEXT: andl $7, %esi
|
|
; CHECK-NEXT: andl $7, %edx
|
|
; CHECK-NEXT: leaq (%rdx,%rsi,8), %rax
|
|
; CHECK-NEXT: orq %rcx, %rax
|
|
; CHECK-NEXT: retq
|
|
%and = shl i64 %z, 6
|
|
%shl = and i64 %and, 192
|
|
%and1 = shl i64 %y, 3
|
|
%shl2 = and i64 %and1, 56
|
|
%and3 = and i64 %z, 7
|
|
%or = or i64 %and3, %shl2
|
|
%or4 = or i64 %or, %shl
|
|
ret i64 %or4
|
|
}
|
|
|
|
!llvm.module.flags = !{!0}
|
|
!0 = !{i32 1, !"ProfileSummary", !1}
|
|
!1 = !{!2, !3, !4, !5, !6, !7, !8, !9}
|
|
!2 = !{!"ProfileFormat", !"InstrProf"}
|
|
!3 = !{!"TotalCount", i64 10000}
|
|
!4 = !{!"MaxCount", i64 10}
|
|
!5 = !{!"MaxInternalCount", i64 1}
|
|
!6 = !{!"MaxFunctionCount", i64 1000}
|
|
!7 = !{!"NumCounts", i64 3}
|
|
!8 = !{!"NumFunctions", i64 3}
|
|
!9 = !{!"DetailedSummary", !10}
|
|
!10 = !{!11, !12, !13}
|
|
!11 = !{i32 10000, i64 100, i32 1}
|
|
!12 = !{i32 999000, i64 100, i32 1}
|
|
!13 = !{i32 999999, i64 1, i32 2}
|
|
!14 = !{!"function_entry_count", i64 0}
|