mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
38 lines
1.1 KiB
LLVM
38 lines
1.1 KiB
LLVM
; RUN: llc -verify-machineinstrs -mtriple=arm64-apple-ios7.0 -o - %s | FileCheck %s
|
|
|
|
; When generating DAG selection tables, TableGen used to only flag an
|
|
; instruction as needing a chain on its own account if it had a built-in pattern
|
|
; which used the chain. This meant that the AArch64 load/stores weren't
|
|
; recognised and so both loads from %locvar below were coalesced into a single
|
|
; LS8_LDR instruction (same operands other than the non-existent chain) and the
|
|
; increment was lost at return.
|
|
|
|
; This was obviously a Bad Thing.
|
|
|
|
declare void @bar(i8*)
|
|
|
|
define i64 @test_chains() {
|
|
; CHECK-LABEL: test_chains:
|
|
|
|
%locvar = alloca i8
|
|
|
|
call void @bar(i8* %locvar)
|
|
; CHECK: bl {{_?bar}}
|
|
|
|
%inc.1 = load i8* %locvar
|
|
%inc.2 = zext i8 %inc.1 to i64
|
|
%inc.3 = add i64 %inc.2, 1
|
|
%inc.4 = trunc i64 %inc.3 to i8
|
|
store i8 %inc.4, i8* %locvar
|
|
|
|
; CHECK: ldurb {{w[0-9]+}}, [x29, [[LOCADDR:#-?[0-9]+]]]
|
|
; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, #1
|
|
; CHECK: sturb {{w[0-9]+}}, [x29, [[LOCADDR]]]
|
|
; CHECK: ldurb {{w[0-9]+}}, [x29, [[LOCADDR]]]
|
|
|
|
%ret.1 = load i8* %locvar
|
|
%ret.2 = zext i8 %ret.1 to i64
|
|
ret i64 %ret.2
|
|
; CHECK: ret
|
|
}
|