1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-30 15:32:52 +01:00
llvm-mirror/test/Regression/CodeGen/X86/fast-cc-pass-in-regs.ll
Chris Lattner 0fcef3637c Force x86 backend
llvm-svn: 21940
2005-05-13 16:20:59 +00:00

15 lines
332 B
LLVM

; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=intel -enable-x86-fastcc | grep 'mov %EDX, 1'
; check that fastcc is passing stuff in regs.
declare fastcc long %callee(long)
long %caller() {
%X = call fastcc long %callee(long 4294967299) ;; (1ULL << 32) + 3
ret long %X
}
fastcc long %caller2(long %X) {
ret long %X
}