1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/AArch64/arm64-fastcc-tailcall.ll
Simon Pilgrim 91bb437eb8 [AARCH64] Enable AARCH64 lit tests on windows dev machines
As discussed on PR27654, this patch fixes the triples of a lot of aarch64 tests and enables lit tests on windows

This will hopefully help stop cases where windows developers break the aarch64 target

Differential Revision: https://reviews.llvm.org/D22191

llvm-svn: 275973
2016-07-19 13:35:11 +00:00

25 lines
596 B
LLVM

; RUN: llc < %s -mtriple=arm64-eabi | FileCheck %s
define void @caller(i32* nocapture %p, i32 %a, i32 %b) nounwind optsize ssp {
; CHECK-NOT: stp
; CHECK: b {{_callee|callee}}
; CHECK-NOT: ldp
; CHECK: ret
%1 = icmp eq i32 %b, 0
br i1 %1, label %3, label %2
tail call fastcc void @callee(i32* %p, i32 %a) optsize
br label %3
ret void
}
define internal fastcc void @callee(i32* nocapture %p, i32 %a) nounwind optsize noinline ssp {
store volatile i32 %a, i32* %p, align 4, !tbaa !0
ret void
}
!0 = !{!"int", !1}
!1 = !{!"omnipotent char", !2}
!2 = !{!"Simple C/C++ TBAA"}