1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 08:23:21 +01:00
llvm-mirror/test/CodeGen/X86/widen_conv-4.ll
Nadav Rotem 8ed6f090ef Enable element promotion type legalization by deafault.
Changed tests which assumed that vectors are legalized by widening them.

llvm-svn: 142152
2011-10-16 20:31:33 +00:00

12 lines
299 B
LLVM

; RUN: llc < %s -march=x86 -mattr=+sse42 | FileCheck %s
; CHECK-NOT: cvtsi2ss
; unsigned to float v7i16 to v7f32
define void @convert(<7 x float>* %dst.addr, <7 x i16> %src) nounwind {
entry:
%val = sitofp <7 x i16> %src to <7 x float>
store <7 x float> %val, <7 x float>* %dst.addr
ret void
}