mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
81afdbc83c
This patch adds support for the next-generation arch14 CPU architecture to the SystemZ backend. This includes: - Basic support for the new processor and its features. - Detection of arch14 as host processor. - Assembler/disassembler support for new instructions. - New LLVM intrinsics for certain new instructions. - Support for low-level builtins mapped to new LLVM intrinsics. - New high-level intrinsics in vecintrin.h. - Indicate support by defining __VEC__ == 10304. Note: No currently available Z system supports the arch14 architecture. Once new systems become available, the official system name will be added as supported -march name.
55 lines
1.5 KiB
LLVM
55 lines
1.5 KiB
LLVM
; Test vector intrinsics added with arch14.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=arch14 | FileCheck %s
|
|
|
|
declare <4 x float> @llvm.s390.vclfnhs(<8 x i16>, i32)
|
|
declare <4 x float> @llvm.s390.vclfnls(<8 x i16>, i32)
|
|
declare <8 x i16> @llvm.s390.vcrnfs(<4 x float>, <4 x float>, i32)
|
|
declare <8 x i16> @llvm.s390.vcfn(<8 x i16>, i32)
|
|
declare <8 x i16> @llvm.s390.vcnf(<8 x i16>, i32)
|
|
|
|
; VCLFNH.
|
|
define <4 x float> @test_vclfnhs(<8 x i16> %a) {
|
|
; CHECK-LABEL: test_vclfnhs:
|
|
; CHECK: vclfnh %v24, %v24, 2, 0
|
|
; CHECK: br %r14
|
|
%res = call <4 x float> @llvm.s390.vclfnhs(<8 x i16> %a, i32 0)
|
|
ret <4 x float> %res
|
|
}
|
|
|
|
; VCLFNL.
|
|
define <4 x float> @test_vclfnls(<8 x i16> %a) {
|
|
; CHECK-LABEL: test_vclfnls:
|
|
; CHECK: vclfnl %v24, %v24, 2, 0
|
|
; CHECK: br %r14
|
|
%res = call <4 x float> @llvm.s390.vclfnls(<8 x i16> %a, i32 0)
|
|
ret <4 x float> %res
|
|
}
|
|
|
|
; VCRNF.
|
|
define <8 x i16> @test_vcrnfs(<4 x float> %a, <4 x float> %b) {
|
|
; CHECK-LABEL: test_vcrnfs:
|
|
; CHECK: vcrnf %v24, %v24, %v26, 0, 2
|
|
; CHECK: br %r14
|
|
%res = call <8 x i16> @llvm.s390.vcrnfs(<4 x float> %a, <4 x float> %b, i32 0)
|
|
ret <8 x i16> %res
|
|
}
|
|
|
|
; VCFN.
|
|
define <8 x i16> @test_vcfn(<8 x i16> %a) {
|
|
; CHECK-LABEL: test_vcfn:
|
|
; CHECK: vcfn %v24, %v24, 1, 0
|
|
; CHECK: br %r14
|
|
%res = call <8 x i16> @llvm.s390.vcfn(<8 x i16> %a, i32 0)
|
|
ret <8 x i16> %res
|
|
}
|
|
|
|
; VCNF.
|
|
define <8 x i16> @test_vcnf(<8 x i16> %a) {
|
|
; CHECK-LABEL: test_vcnf:
|
|
; CHECK: vcnf %v24, %v24, 0, 1
|
|
; CHECK: br %r14
|
|
%res = call <8 x i16> @llvm.s390.vcnf(<8 x i16> %a, i32 0)
|
|
ret <8 x i16> %res
|
|
}
|