mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
4fba985c73
subregister operands. llvm-svn: 245315
69 lines
1.7 KiB
YAML
69 lines
1.7 KiB
YAML
# RUN: llc -march=x86-64 -start-after branch-folder -stop-after branch-folder -o /dev/null %s | FileCheck %s
|
|
# This test ensures that the MIR parser parses the 'implicit' and 'implicit-def'
|
|
# register flags correctly.
|
|
|
|
--- |
|
|
|
|
define i32 @foo(i32 %a) {
|
|
entry:
|
|
%0 = icmp sle i32 %a, 10
|
|
br i1 %0, label %less, label %exit
|
|
|
|
less:
|
|
ret i32 0
|
|
|
|
exit:
|
|
ret i32 %a
|
|
}
|
|
|
|
define i1 @implicit_subregister1() {
|
|
entry:
|
|
ret i1 false
|
|
}
|
|
|
|
define i16 @implicit_subregister2() {
|
|
entry:
|
|
ret i16 0
|
|
}
|
|
|
|
...
|
|
---
|
|
name: foo
|
|
body: |
|
|
bb.0.entry:
|
|
successors: %bb.1.less, %bb.2.exit
|
|
; CHECK: CMP32ri8 %edi, 10, implicit-def %eflags
|
|
; CHECK-NEXT: JG_1 %bb.2.exit, implicit %eflags
|
|
CMP32ri8 %edi, 10, implicit-def %eflags
|
|
JG_1 %bb.2.exit, implicit %eflags
|
|
|
|
bb.1.less:
|
|
; CHECK: %eax = MOV32r0 implicit-def %eflags
|
|
%eax = MOV32r0 implicit-def %eflags
|
|
RETQ %eax
|
|
|
|
bb.2.exit:
|
|
%eax = COPY %edi
|
|
RETQ %eax
|
|
...
|
|
---
|
|
name: implicit_subregister1
|
|
body: |
|
|
bb.0.entry:
|
|
; Verify that the implicit register verifier won't report an error on implicit
|
|
; subregisters.
|
|
; CHECK-LABEL: name: implicit_subregister1
|
|
; CHECK: dead %eax = XOR32rr undef %eax, undef %eax, implicit-def dead %eflags, implicit-def %al
|
|
dead %eax = XOR32rr undef %eax, undef %eax, implicit-def dead %eflags, implicit-def %al
|
|
RETQ killed %al
|
|
...
|
|
---
|
|
name: implicit_subregister2
|
|
body: |
|
|
bb.0.entry:
|
|
; CHECK-LABEL: name: implicit_subregister2
|
|
; CHECK: dead %r15 = XOR64rr undef %r15, undef %r15, implicit-def dead %eflags, implicit-def %r15w
|
|
dead %r15 = XOR64rr undef %r15, undef %r15, implicit-def dead %eflags, implicit-def %r15w
|
|
RETQ killed %r15w
|
|
...
|