1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 21:13:02 +02:00
llvm-mirror/test/MC/Mips/mips32r5
Simon Dardis 6496b5b3c9 [mips] Add l.[sd] and s.[sd] instruction aliases
Reviewers: dsanders, vkalintiris

Differential Review: https://reviews.llvm.org/D23121

llvm-svn: 278930
2016-08-17 14:45:09 +00:00
..
abiflags.s
invalid-mips32.s
invalid-mips32r2.s
invalid-mips32r3.s
invalid-mips64r2.s
invalid.s [mips][microMIPS] Implement LDC1, SDC1, LDC2, SDC2, LWC1, SWC1, LWC2 and SWC2 instructions and add CodeGen support 2016-07-11 07:41:56 +00:00
valid-xfail.s [mips][ias] Removed DSP/DSPr2 instructions from base architecture valid-xfail.s's. 2015-12-07 14:12:44 +00:00
valid.s [mips] Add l.[sd] and s.[sd] instruction aliases 2016-08-17 14:45:09 +00:00