mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
33 lines
1.6 KiB
TableGen
33 lines
1.6 KiB
TableGen
//===--- HexagonOperands.td -----------------------------------------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
def f32ImmOperand : AsmOperandClass { let Name = "f32Imm"; }
|
|
def f32Imm : Operand<f32> { let ParserMatchClass = f32ImmOperand; }
|
|
def f64ImmOperand : AsmOperandClass { let Name = "f64Imm"; }
|
|
def f64Imm : Operand<f64> { let ParserMatchClass = f64ImmOperand; }
|
|
def s8_0Imm64Pred : PatLeaf<(i64 imm), [{ return isInt<8>(N->getSExtValue()); }]>;
|
|
def s9_0ImmOperand : AsmOperandClass { let Name = "s9_0Imm"; }
|
|
def s9_0Imm : Operand<i32> { let ParserMatchClass = s9_0ImmOperand; }
|
|
def s27_2ImmOperand : AsmOperandClass { let Name = "s27_2Imm"; let RenderMethod = "addSignedImmOperands"; }
|
|
def s27_2Imm : Operand<i32> { let ParserMatchClass = s27_2ImmOperand; }
|
|
def r32_0ImmPred : PatLeaf<(i32 imm), [{
|
|
int64_t v = (int64_t)N->getSExtValue();
|
|
return isInt<32>(v);
|
|
}]>;
|
|
def u9_0ImmPred : PatLeaf<(i32 imm), [{
|
|
int64_t v = (int64_t)N->getSExtValue();
|
|
return isUInt<9>(v);
|
|
}]>;
|
|
def u64_0ImmOperand : AsmOperandClass { let Name = "u64_0Imm"; let RenderMethod = "addImmOperands"; }
|
|
def u64_0Imm : Operand<i64> { let ParserMatchClass = u64_0ImmOperand; }
|
|
def n1ConstOperand : AsmOperandClass { let Name = "n1Const"; }
|
|
def n1Const : Operand<i32> { let ParserMatchClass = n1ConstOperand; }
|
|
|
|
def bblabel : Operand<i32>;
|
|
def bbl : SDNode<"ISD::BasicBlock", SDTPtrLeaf, [], "BasicBlockSDNode">;
|