mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 20:12:56 +02:00
c2cd819583
Patch by Bill Seurer; committed on his behalf. These test cases generate slightly different code sequences when VSX is activated and thus fail. The update turns off VSX explicitly for the existing checks and then adds a second set of checks for most of them that test the VSX instruction output. llvm-svn: 220019
27 lines
1.0 KiB
LLVM
27 lines
1.0 KiB
LLVM
; RUN: llc -mcpu=pwr7 -O1 -code-model=medium -mattr=-vsx < %s | FileCheck %s
|
|
; RUN: llc -mcpu=pwr7 -O1 -code-model=medium -mattr=+vsx < %s | FileCheck -check-prefix=CHECK-VSX %s
|
|
|
|
; Test peephole optimization for medium code model (32-bit TOC offsets)
|
|
; for loading a value from the constant pool (TOC-relative).
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define double @test_double_const() nounwind {
|
|
entry:
|
|
ret double 0x3F4FD4920B498CF0
|
|
}
|
|
|
|
; CHECK: [[VAR:[a-z0-9A-Z_.]+]]:
|
|
; CHECK: .quad 4562098671269285104
|
|
; CHECK-LABEL: test_double_const:
|
|
; CHECK: addis [[REG1:[0-9]+]], 2, [[VAR]]@toc@ha
|
|
; CHECK: lfd {{[0-9]+}}, [[VAR]]@toc@l([[REG1]])
|
|
|
|
; CHECK-VSX: [[VAR:[a-z0-9A-Z_.]+]]:
|
|
; CHECK-VSX: .quad 4562098671269285104
|
|
; CHECK-VSX-LABEL: test_double_const:
|
|
; CHECK-VSX: addis [[REG1:[0-9]+]], 2, [[VAR]]@toc@ha
|
|
; CHECK-VSX: addi [[REG1]], {{[0-9]+}}, [[VAR]]@toc@l
|
|
; CHECK-VSX: lxsdx {{[0-9]+}}, 0, [[REG1]]
|