1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
llvm-mirror/test/CodeGen
Jakob Stoklund Olesen f73b30b329 Simplify RegScavenger::forward a bit more.
Verify that early clobber registers and their aliases are not used.

All changes to RegsAvailable are now done as a transaction so the order of
operands makes no difference.

The included test case is from PR4686. It has behaviour that was dependent on the order of operands.

llvm-svn: 78465
2009-08-08 13:18:47 +00:00
..
Alpha
ARM Convert more Neon tests to use FileCheck. 2009-08-07 23:45:02 +00:00
Blackfin Turn some insert_subreg, extract_subreg, subreg_to_reg into implicit_defs. 2009-08-05 03:53:14 +00:00
CBackend
CellSPU
CPP
Generic
Mips Pass target triple string in to TargetMachine constructor. 2009-08-03 04:03:51 +00:00
MSP430
PIC16 this passes. 2009-08-06 03:55:49 +00:00
PowerPC
SPARC
SystemZ Add testcases for reg-mem arithemtics added recently 2009-08-05 17:04:32 +00:00
Thumb
Thumb2 Simplify RegScavenger::forward a bit more. 2009-08-08 13:18:47 +00:00
X86 Do not generate 32-bit call on win64 when imm does not fit 2009-08-07 23:59:21 +00:00
XCore Add extra SEXT pattern. 2009-08-02 22:45:24 +00:00