mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
599ca91378
Summary: Avoids tons of prologue boilerplate when arguments are passed in memory and left in memory. This can happen in a debug build or in a release build when an argument alloca is escaped. This will dramatically affect the code size of x86 debug builds, because X86 fast isel doesn't handle arguments passed in memory at all. It only handles the x86_64 case of up to 6 basic register parameters. This is implemented by analyzing the entry block before ISel to identify copy elision candidates. A copy elision candidate is an argument that is used to fully initialize an alloca before any other possibly escaping uses of that alloca. If an argument is a copy elision candidate, we set a flag on the InputArg. If the the target generates loads from a fixed stack object that matches the size and alignment requirements of the alloca, the SelectionDAG builder will delete the stack object created for the alloca and replace it with the fixed stack object. The load is left behind to satisfy any remaining uses of the argument value. The store is now dead and is therefore elided. The fixed stack object is also marked as mutable, as it may now be modified by the user, and it would be invalid to rematerialize the initial load from it. Supersedes D28388 Fixes PR26328 Reviewers: chandlerc, MatzeB, qcolombet, inglorion, hans Subscribers: igorb, llvm-commits Differential Revision: https://reviews.llvm.org/D29668 llvm-svn: 296683
205 lines
6.9 KiB
C++
205 lines
6.9 KiB
C++
//===-- llvm/Target/TargetCallingConv.h - Calling Convention ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines types for working with calling-convention information.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_TARGET_TARGETCALLINGCONV_H
|
|
#define LLVM_TARGET_TARGETCALLINGCONV_H
|
|
|
|
#include "llvm/CodeGen/MachineValueType.h"
|
|
#include "llvm/CodeGen/ValueTypes.h"
|
|
#include "llvm/Support/MathExtras.h"
|
|
#include <cassert>
|
|
#include <climits>
|
|
#include <cstdint>
|
|
|
|
namespace llvm {
|
|
namespace ISD {
|
|
|
|
struct ArgFlagsTy {
|
|
private:
|
|
unsigned IsZExt : 1; ///< Zero extended
|
|
unsigned IsSExt : 1; ///< Sign extended
|
|
unsigned IsInReg : 1; ///< Passed in register
|
|
unsigned IsSRet : 1; ///< Hidden struct-ret ptr
|
|
unsigned IsByVal : 1; ///< Struct passed by value
|
|
unsigned IsNest : 1; ///< Nested fn static chain
|
|
unsigned IsReturned : 1; ///< Always returned
|
|
unsigned IsSplit : 1;
|
|
unsigned IsInAlloca : 1; ///< Passed with inalloca
|
|
unsigned IsSplitEnd : 1; ///< Last part of a split
|
|
unsigned IsSwiftSelf : 1; ///< Swift self parameter
|
|
unsigned IsSwiftError : 1; ///< Swift error parameter
|
|
unsigned IsHva : 1; ///< HVA field for
|
|
unsigned IsHvaStart : 1; ///< HVA structure start
|
|
unsigned IsSecArgPass : 1; ///< Second argument
|
|
unsigned ByValAlign : 4; ///< Log 2 of byval alignment
|
|
unsigned OrigAlign : 5; ///< Log 2 of original alignment
|
|
unsigned IsInConsecutiveRegsLast : 1;
|
|
unsigned IsInConsecutiveRegs : 1;
|
|
unsigned IsCopyElisionCandidate : 1; ///< Argument copy elision candidate
|
|
|
|
unsigned ByValSize; ///< Byval struct size
|
|
|
|
public:
|
|
ArgFlagsTy()
|
|
: IsZExt(0), IsSExt(0), IsInReg(0), IsSRet(0), IsByVal(0), IsNest(0),
|
|
IsReturned(0), IsSplit(0), IsInAlloca(0), IsSplitEnd(0),
|
|
IsSwiftSelf(0), IsSwiftError(0), IsHva(0), IsHvaStart(0),
|
|
IsSecArgPass(0), ByValAlign(0), OrigAlign(0),
|
|
IsInConsecutiveRegsLast(0), IsInConsecutiveRegs(0),
|
|
IsCopyElisionCandidate(0), ByValSize(0) {
|
|
static_assert(sizeof(*this) == 2 * sizeof(unsigned), "flags are too big");
|
|
}
|
|
|
|
bool isZExt() const { return IsZExt; }
|
|
void setZExt() { IsZExt = 1; }
|
|
|
|
bool isSExt() const { return IsSExt; }
|
|
void setSExt() { IsSExt = 1; }
|
|
|
|
bool isInReg() const { return IsInReg; }
|
|
void setInReg() { IsInReg = 1; }
|
|
|
|
bool isSRet() const { return IsSRet; }
|
|
void setSRet() { IsSRet = 1; }
|
|
|
|
bool isByVal() const { return IsByVal; }
|
|
void setByVal() { IsByVal = 1; }
|
|
|
|
bool isInAlloca() const { return IsInAlloca; }
|
|
void setInAlloca() { IsInAlloca = 1; }
|
|
|
|
bool isSwiftSelf() const { return IsSwiftSelf; }
|
|
void setSwiftSelf() { IsSwiftSelf = 1; }
|
|
|
|
bool isSwiftError() const { return IsSwiftError; }
|
|
void setSwiftError() { IsSwiftError = 1; }
|
|
|
|
bool isHva() const { return IsHva; }
|
|
void setHva() { IsHva = 1; }
|
|
|
|
bool isHvaStart() const { return IsHvaStart; }
|
|
void setHvaStart() { IsHvaStart = 1; }
|
|
|
|
bool isSecArgPass() const { return IsSecArgPass; }
|
|
void setSecArgPass() { IsSecArgPass = 1; }
|
|
|
|
bool isNest() const { return IsNest; }
|
|
void setNest() { IsNest = 1; }
|
|
|
|
bool isReturned() const { return IsReturned; }
|
|
void setReturned() { IsReturned = 1; }
|
|
|
|
bool isInConsecutiveRegs() const { return IsInConsecutiveRegs; }
|
|
void setInConsecutiveRegs() { IsInConsecutiveRegs = 1; }
|
|
|
|
bool isInConsecutiveRegsLast() const { return IsInConsecutiveRegsLast; }
|
|
void setInConsecutiveRegsLast() { IsInConsecutiveRegsLast = 1; }
|
|
|
|
bool isSplit() const { return IsSplit; }
|
|
void setSplit() { IsSplit = 1; }
|
|
|
|
bool isSplitEnd() const { return IsSplitEnd; }
|
|
void setSplitEnd() { IsSplitEnd = 1; }
|
|
|
|
bool isCopyElisionCandidate() const { return IsCopyElisionCandidate; }
|
|
void setCopyElisionCandidate() { IsCopyElisionCandidate = 1; }
|
|
|
|
unsigned getByValAlign() const { return (1U << ByValAlign) / 2; }
|
|
void setByValAlign(unsigned A) {
|
|
ByValAlign = Log2_32(A) + 1;
|
|
assert(getByValAlign() == A && "bitfield overflow");
|
|
}
|
|
|
|
unsigned getOrigAlign() const { return (1U << OrigAlign) / 2; }
|
|
void setOrigAlign(unsigned A) {
|
|
OrigAlign = Log2_32(A) + 1;
|
|
assert(getOrigAlign() == A && "bitfield overflow");
|
|
}
|
|
|
|
unsigned getByValSize() const { return ByValSize; }
|
|
void setByValSize(unsigned S) { ByValSize = S; }
|
|
};
|
|
|
|
/// InputArg - This struct carries flags and type information about a
|
|
/// single incoming (formal) argument or incoming (from the perspective
|
|
/// of the caller) return value virtual register.
|
|
///
|
|
struct InputArg {
|
|
ArgFlagsTy Flags;
|
|
MVT VT = MVT::Other;
|
|
EVT ArgVT;
|
|
bool Used = false;
|
|
|
|
/// Index original Function's argument.
|
|
unsigned OrigArgIndex;
|
|
/// Sentinel value for implicit machine-level input arguments.
|
|
static const unsigned NoArgIndex = UINT_MAX;
|
|
|
|
/// Offset in bytes of current input value relative to the beginning of
|
|
/// original argument. E.g. if argument was splitted into four 32 bit
|
|
/// registers, we got 4 InputArgs with PartOffsets 0, 4, 8 and 12.
|
|
unsigned PartOffset;
|
|
|
|
InputArg() = default;
|
|
InputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool used,
|
|
unsigned origIdx, unsigned partOffs)
|
|
: Flags(flags), Used(used), OrigArgIndex(origIdx), PartOffset(partOffs) {
|
|
VT = vt.getSimpleVT();
|
|
ArgVT = argvt;
|
|
}
|
|
|
|
bool isOrigArg() const {
|
|
return OrigArgIndex != NoArgIndex;
|
|
}
|
|
|
|
unsigned getOrigArgIndex() const {
|
|
assert(OrigArgIndex != NoArgIndex && "Implicit machine-level argument");
|
|
return OrigArgIndex;
|
|
}
|
|
};
|
|
|
|
/// OutputArg - This struct carries flags and a value for a
|
|
/// single outgoing (actual) argument or outgoing (from the perspective
|
|
/// of the caller) return value virtual register.
|
|
///
|
|
struct OutputArg {
|
|
ArgFlagsTy Flags;
|
|
MVT VT;
|
|
EVT ArgVT;
|
|
|
|
/// IsFixed - Is this a "fixed" value, ie not passed through a vararg "...".
|
|
bool IsFixed = false;
|
|
|
|
/// Index original Function's argument.
|
|
unsigned OrigArgIndex;
|
|
|
|
/// Offset in bytes of current output value relative to the beginning of
|
|
/// original argument. E.g. if argument was splitted into four 32 bit
|
|
/// registers, we got 4 OutputArgs with PartOffsets 0, 4, 8 and 12.
|
|
unsigned PartOffset;
|
|
|
|
OutputArg() = default;
|
|
OutputArg(ArgFlagsTy flags, EVT vt, EVT argvt, bool isfixed,
|
|
unsigned origIdx, unsigned partOffs)
|
|
: Flags(flags), IsFixed(isfixed), OrigArgIndex(origIdx),
|
|
PartOffset(partOffs) {
|
|
VT = vt.getSimpleVT();
|
|
ArgVT = argvt;
|
|
}
|
|
};
|
|
|
|
} // end namespace ISD
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_TARGET_TARGETCALLINGCONV_H
|