mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
9460759e4f
test suite failures. The failures occur at each stage, and only get worse, so I'm reverting all of them. Please resubmit these patches, one at a time, after verifying that the regression test suite passes. Never submit a patch without running the regression test suite. llvm-svn: 155372
74 lines
2.4 KiB
C++
74 lines
2.4 KiB
C++
//=-- Hexagon.h - Top-level interface for Hexagon representation --*- C++ -*-=//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
// Hexagon back-end.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_Hexagon_H
|
|
#define TARGET_Hexagon_H
|
|
|
|
#include "MCTargetDesc/HexagonMCTargetDesc.h"
|
|
#include "llvm/Target/TargetLowering.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
class FunctionPass;
|
|
class TargetMachine;
|
|
class MachineInstr;
|
|
class MCInst;
|
|
class HexagonAsmPrinter;
|
|
class HexagonTargetMachine;
|
|
class raw_ostream;
|
|
|
|
FunctionPass *createHexagonISelDag(HexagonTargetMachine &TM);
|
|
FunctionPass *createHexagonDelaySlotFillerPass(TargetMachine &TM);
|
|
FunctionPass *createHexagonFPMoverPass(TargetMachine &TM);
|
|
FunctionPass *createHexagonRemoveExtendOps(HexagonTargetMachine &TM);
|
|
FunctionPass *createHexagonCFGOptimizer(HexagonTargetMachine &TM);
|
|
|
|
FunctionPass *createHexagonSplitTFRCondSets(HexagonTargetMachine &TM);
|
|
FunctionPass *createHexagonExpandPredSpillCode(HexagonTargetMachine &TM);
|
|
|
|
FunctionPass *createHexagonHardwareLoops();
|
|
FunctionPass *createHexagonPeephole();
|
|
FunctionPass *createHexagonFixupHwLoops();
|
|
|
|
/* TODO: object output.
|
|
MCCodeEmitter *createHexagonMCCodeEmitter(const Target &,
|
|
TargetMachine &TM,
|
|
MCContext &Ctx);
|
|
*/
|
|
/* TODO: assembler input.
|
|
TargetAsmBackend *createHexagonAsmBackend(const Target &, const std::string &);
|
|
*/
|
|
void HexagonLowerToMC(const MachineInstr *MI, MCInst &MCI,
|
|
HexagonAsmPrinter &AP);
|
|
} // end namespace llvm;
|
|
|
|
#define Hexagon_POINTER_SIZE 4
|
|
|
|
#define Hexagon_PointerSize (Hexagon_POINTER_SIZE)
|
|
#define Hexagon_PointerSize_Bits (Hexagon_POINTER_SIZE * 8)
|
|
#define Hexagon_WordSize Hexagon_PointerSize
|
|
#define Hexagon_WordSize_Bits Hexagon_PointerSize_Bits
|
|
|
|
// allocframe saves LR and FP on stack before allocating
|
|
// a new stack frame. This takes 8 bytes.
|
|
#define HEXAGON_LRFP_SIZE 8
|
|
|
|
// Normal instruction size (in bytes).
|
|
#define HEXAGON_INSTR_SIZE 4
|
|
|
|
// Maximum number of words in a packet (in instructions).
|
|
#define HEXAGON_PACKET_SIZE 4
|
|
|
|
#endif
|