mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
29 lines
1.2 KiB
TableGen
29 lines
1.2 KiB
TableGen
//===-- RISCVInstrInfoM.td - RISC-V 'M' instructions -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the RISC-V instructions from the standard 'M', Integer
|
|
// Multiplication and Division instruction set extension.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instructions
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
let Predicates = [HasStdExtM] in {
|
|
def MUL : ALU_rr<0b0000001, 0b000, "mul">;
|
|
def MULH : ALU_rr<0b0000001, 0b001, "mulh">;
|
|
def MULHSU : ALU_rr<0b0000001, 0b010, "mulhsu">;
|
|
def MULHU : ALU_rr<0b0000001, 0b011, "mulhu">;
|
|
def DIV : ALU_rr<0b0000001, 0b100, "div">;
|
|
def DIVU : ALU_rr<0b0000001, 0b101, "divu">;
|
|
def REM : ALU_rr<0b0000001, 0b110, "rem">;
|
|
def REMU : ALU_rr<0b0000001, 0b111, "remu">;
|
|
} // Predicates = [HasStdExtM]
|