1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/CodeGen/MSP430/Inst8mm.ll
Anton Korobeynikov bbc637e96d Use special DAG-to-DAG preprocessing to allow mem-mem instructions to be selected.
Yay for ASCII graphics!

llvm-svn: 84808
2009-10-22 00:16:00 +00:00

56 lines
1.0 KiB
LLVM

; RUN: llc -march=msp430 < %s | FileCheck %s
target datalayout = "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8"
target triple = "msp430-generic-generic"
@foo = common global i8 0, align 1
@bar = common global i8 0, align 1
define void @mov() nounwind {
; CHECK: mov:
; CHECK: mov.b &bar, &foo
%1 = load i8* @bar
store i8 %1, i8* @foo
ret void
}
define void @add() nounwind {
; CHECK: add:
; CHECK: add.b &bar, &foo
%1 = load i8* @bar
%2 = load i8* @foo
%3 = add i8 %2, %1
store i8 %3, i8* @foo
ret void
}
define void @and() nounwind {
; CHECK: and:
; CHECK: and.b &bar, &foo
%1 = load i8* @bar
%2 = load i8* @foo
%3 = and i8 %2, %1
store i8 %3, i8* @foo
ret void
}
define void @bis() nounwind {
; CHECK: bis:
; CHECK: bis.b &bar, &foo
%1 = load i8* @bar
%2 = load i8* @foo
%3 = or i8 %2, %1
store i8 %3, i8* @foo
ret void
}
define void @xor() nounwind {
; CHECK: xor:
; CHECK: xor.b &bar, &foo
%1 = load i8* @bar
%2 = load i8* @foo
%3 = xor i8 %2, %1
store i8 %3, i8* @foo
ret void
}